Network-on-Chip Architecture, Optimization, and Design Explorations

Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (No...

Full description

Bibliographic Details
Main Author: Alimi, Isiaka A.
Other Authors: Aboderin, Oluyomi, Muga, Nelson J., Teixeira, António L.
Format: eBook
Language:English
Published: IntechOpen 2022
Subjects:
Online Access:
Collection: Directory of Open Access Books - Collection details see MPG.ReNa
LEADER 01931nma a2200325 u 4500
001 EB002051890
003 EBX01000000000000001195556
005 00000000000000.0
007 cr|||||||||||||||||||||
008 220822 ||| eng
020 |a intechopen.91110 
020 |a 9781839681486 
020 |a 9781839681592 
020 |a 9781839681585 
100 1 |a Alimi, Isiaka A. 
245 0 0 |a Network-on-Chip  |h Elektronische Ressource  |b Architecture, Optimization, and Design Explorations 
260 |b IntechOpen  |c 2022 
300 |a 1 electronic resource (110 p.) 
653 |a Electronics: circuits and components / bicssc 
653 |a Circuits & components 
700 1 |a Aboderin, Oluyomi 
700 1 |a Muga, Nelson J. 
700 1 |a Teixeira, António L. 
041 0 7 |a eng  |2 ISO 639-2 
989 |b DOAB  |a Directory of Open Access Books 
500 |a Creative Commons (cc), https://creativecommons.org/licenses/by/3.0/ 
028 5 0 |a 10.5772/intechopen.91110 
856 4 0 |u https://mts.intechopen.com/storage/books/10269/authors_book/authors_book.pdf  |7 0  |x Verlag  |3 Volltext 
856 4 2 |u https://directory.doabooks.org/handle/20.500.12854/90239  |z DOAB: description of the publication 
520 |a Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (NoC) system. This book gives a detailed analysis of various on-chip communication architectures and covers different areas of NoCs such as potentials, architecture, technical challenges, optimization, design explorations, and research directions. In addition, it discusses current and future trends that could make an impactful and meaningful contribution to the research and design of on-chip communications and NoC systems.