The Verilog® Hardware Description Language
Why learn and use Verilog if you're a student, beginning designer, or leading edge systems designer? The naive would ignore Verilog and "standardize" by using VHDL, the result of a decade-long committee design process. A single language for the whole world would appear to: ease the tr...
| Main Authors: | , |
|---|---|
| Format: | eBook |
| Language: | English |
| Published: |
New York, NY
Springer US
1995, 1995
|
| Edition: | 2nd ed. 1995 |
| Subjects: | |
| Online Access: | |
| Collection: | Springer Book Archives -2004 - Collection details see MPG.ReNa |
Table of Contents:
- 1 Verilog — A Tutorial Introduction
- 2 Behavioral Modeling
- 3 Concurrent Processes
- 4 Logic Level Modeling
- 5 Defining Gate Level Primitives
- 6 Switch Level Modeling
- 7 Three Large Examples
- Appendix A Lexical Conventions
- White Space and Comments
- Operators
- Numbers
- Strings
- Identifiers, System Names, and Keyword
- Scope of Identifiers
- Appendix B Verilog Operators
- Table of Operators
- Operator Precedence
- Operator Truth Tables
- Expression Bit Lengths
- Appendix C Verilog Gate Types
- Logic Gates
- BUF and NOT Gates
- BUFIF and NOTIF Gates
- MOS Gates
- Bidirectional Gates
- CMOS Gates
- Pullup and Pulldown Gates
- Appendix D Registers, Memories, Integers, and Time
- Registers
- Memories