|
|
|
|
| LEADER |
02564nmm a2200289 u 4500 |
| 001 |
EB001124010 |
| 003 |
EBX01000000000000000856893 |
| 005 |
00000000000000.0 |
| 007 |
cr||||||||||||||||||||| |
| 008 |
160307 ||| eng |
| 020 |
|
|
|a 9783319271774
|
| 100 |
1 |
|
|a Bindal, Ahmet
|
| 245 |
0 |
0 |
|a Silicon Nanowire Transistors
|h Elektronische Ressource
|c by Ahmet Bindal, Sotoudeh Hamedi-Hagh
|
| 250 |
|
|
|a 1st ed. 2016
|
| 260 |
|
|
|a Cham
|b Springer International Publishing
|c 2016, 2016
|
| 300 |
|
|
|a XIV, 165 p. 145 illus., 5 illus. in color
|b online resource
|
| 505 |
0 |
|
|a Dual Work Function Silicon Nanowire MOS Transistors -- Single Work Function Silicon Nanowire MOS Transistors -- Spice Modeling For Analog and Digital Applications -- High-Speed Analog Applications -- Radio Frequency (RF) Applications -- SRAM Mega Cell Design for Digital Applications -- Field-Programmable-Gate-Array (FPGA) -- Integrate-And-Fire Spiking (IFS) Neuron -- Direct Sequence Spread Spectrum (DSSS) Base-Band Transmitter.-
|
| 653 |
|
|
|a Electronic circuits
|
| 653 |
|
|
|a Electronic Circuits and Systems
|
| 653 |
|
|
|a Nanotechnology
|
| 700 |
1 |
|
|a Hamedi-Hagh, Sotoudeh
|e [author]
|
| 041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
| 989 |
|
|
|b Springer
|a Springer eBooks 2005-
|
| 028 |
5 |
0 |
|a 10.1007/978-3-319-27177-4
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/978-3-319-27177-4?nosfx=y
|x Verlag
|3 Volltext
|
| 082 |
0 |
|
|a 621.3815
|
| 520 |
|
|
|a This book describes the n and p-channel Silicon Nanowire Transistor (SNT) designs with single and dual-work functions, emphasizing low static and dynamic power consumption. The authors describe a process flow for fabrication and generate SPICE models for building various digital and analog circuits. These include an SRAM, a baseband spread spectrum transmitter, a neuron cell and a Field Programmable Gate Array (FPGA) platform in the digital domain, as well as high bandwidth single-stage and operational amplifiers, RF communication circuits in the analog domain, in order to show this technology’s true potential for the next generation VLSI. Describes Silicon Nanowire (SNW) Transistors, as vertically constructed MOS n and p-channel transistors, with low static and dynamic power consumption and small layout footprint; Targets System-on-Chip (SoC) design, supporting very high transistor count (ULSI), minimal powerconsumption requiring inexpensive substrates for packaging; Enables fabrication of different types of memory on the same chip, such as capacitive cells and transistors with floating gates that can be used as DRAMs and Flash memories
|