Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing From Algorithm to Architecture

This book focuses on domain-specific heterogeneous reconfigurable architectures, demonstrating for readers a computing platform which is flexible enough to support multiple standards, multiple modes, and multiple algorithms. The content is multi-disciplinary, covering areas of wireless communication...

Full description

Bibliographic Details
Main Authors: Zhang, Chenxin, Liu, Liang (Author), Öwall, Viktor (Author)
Format: eBook
Language:English
Published: Cham Springer International Publishing 2016, 2016
Edition:1st ed. 2016
Subjects:
Online Access:
Collection: Springer eBooks 2005- - Collection details see MPG.ReNa
LEADER 02867nmm a2200349 u 4500
001 EB001121040
003 EBX01000000000000000848335
005 00000000000000.0
007 cr|||||||||||||||||||||
008 160203 ||| eng
020 |a 9783319240046 
100 1 |a Zhang, Chenxin 
245 0 0 |a Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing  |h Elektronische Ressource  |b From Algorithm to Architecture  |c by Chenxin Zhang, Liang Liu, Viktor Öwall 
250 |a 1st ed. 2016 
260 |a Cham  |b Springer International Publishing  |c 2016, 2016 
300 |a XIV, 195 p. 81 illus., 29 illus. in color  |b online resource 
505 0 |a Introduction -- Digital Hardware Platforms -- Digital Baseband Processing -- The Reconfigurable Cell Array -- Multi-standard Digital Front-End Processing -- Multi-task MIMO Signal Processing -- Future Multi-user MIMO systems – A Discussion -- Conclusion.- 
653 |a Electronics and Microelectronics, Instrumentation 
653 |a Electronic circuits 
653 |a Processor Architectures 
653 |a Microprocessors 
653 |a Electronics 
653 |a Electronic Circuits and Systems 
653 |a Computer architecture 
700 1 |a Liu, Liang  |e [author] 
700 1 |a Öwall, Viktor  |e [author] 
041 0 7 |a eng  |2 ISO 639-2 
989 |b Springer  |a Springer eBooks 2005- 
028 5 0 |a 10.1007/978-3-319-24004-6 
856 4 0 |u https://doi.org/10.1007/978-3-319-24004-6?nosfx=y  |x Verlag  |3 Volltext 
082 0 |a 621.3815 
520 |a This book focuses on domain-specific heterogeneous reconfigurable architectures, demonstrating for readers a computing platform which is flexible enough to support multiple standards, multiple modes, and multiple algorithms. The content is multi-disciplinary, covering areas of wireless communication, computing architecture, and circuit design. The platform described provides real-time processing capability with reasonable implementation cost, achieving balanced trade-offs among flexibility, performance, and hardware costs. The authors discuss efficient design methods for wireless communication processing platforms, from both an algorithm and architecture design perspective. Coverage also includes computing platforms for different wireless technologies and standards, including MIMO, OFDM, Massive MIMO, DVB, WLAN, LTE/LTE-A, and 5G. •Discusses reconfigurable architectures, including hardware building blocks such as processing elements, memory sub-systems, Network-on-Chip (NoC), and dynamic hardware reconfiguration; •Describes a unique design and optimization methodology, applied to different areas and levels, including communication theory, hardware implementation, and software support; •Demonstrates design trade-offs during different development phases and enables readers to apply similar techniques to various applications