|
|
|
|
LEADER |
02938nmm a2200337 u 4500 |
001 |
EB000937599 |
003 |
EBX01000000000000000731191 |
005 |
00000000000000.0 |
007 |
cr||||||||||||||||||||| |
008 |
150202 ||| eng |
020 |
|
|
|a 9788132220411
|
100 |
1 |
|
|a Purkayastha, Basab Bijoy
|
245 |
0 |
0 |
|a A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel
|h Elektronische Ressource
|c by Basab Bijoy Purkayastha, Kandarpa Kumar Sarma
|
250 |
|
|
|a 1st ed. 2015
|
260 |
|
|
|a New Delhi
|b Springer India
|c 2015, 2015
|
300 |
|
|
|a XXI, 244 p. 118 illus
|b online resource
|
505 |
0 |
|
|a Introduction -- Transmitter Receiver Techniques -- Modulation Techniques and Signal Processing -- Basic Considerations of PLL and Its Types -- Digital Phased Locked Loop -- Synchronization -- A Zero Crossing Algorithm based Digital Phase Locked Loop -- Least Square Polynomial Fitting based Digital Phase Locked Loop -- A DPLL based Recovery System for Nakagami-m Fading Channel -- Coding Assisted Carrier and Symbol Recovery using DPLL -- Carrier Phase Detection of Rayleigh and Rician Faded Signals using Digital Phase Locked Loop -- DPLL based Square Loop for Carrier Synchronization over Fading Channel -- Conclusions and Future Direction
|
653 |
|
|
|a Computer Communication Networks
|
653 |
|
|
|a Electronics and Microelectronics, Instrumentation
|
653 |
|
|
|a Computer networks
|
653 |
|
|
|a Telecommunication
|
653 |
|
|
|a Communications Engineering, Networks
|
653 |
|
|
|a Electronics
|
700 |
1 |
|
|a Sarma, Kandarpa Kumar
|e [author]
|
041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
989 |
|
|
|b Springer
|a Springer eBooks 2005-
|
490 |
0 |
|
|a Signals and Communication Technology
|
028 |
5 |
0 |
|a 10.1007/978-81-322-2041-1
|
856 |
4 |
0 |
|u https://doi.org/10.1007/978-81-322-2041-1?nosfx=y
|x Verlag
|3 Volltext
|
082 |
0 |
|
|a 621.382
|
520 |
|
|
|a The book reports two approaches of implementation of the essential components of a Digital Phase Locked Loop based system for dealing with wireless channels showing Nakagami-m fading. It is mostly observed in mobile communication. In the first approach, the structure of a Digital phase locked loop (DPLL) based on Zero Crossing (ZC) algorithm is proposed. In a modified form, the structure of a DPLL based systems for dealing with Nakagami-m fading based on Least Square Polynomial Fitting Filter is proposed, which operates at moderate sampling frequencies. A sixth order Least Square Polynomial Fitting (LSPF) block and Roots Approximator (RA) for better phase-frequency detection has been implemented as a replacement of Phase Frequency Detector (PFD) and Loop Filter (LF) of a traditional DPLL, which has helped to attain optimum performance of DPLL. The results of simulation of the proposed DPLL with Nakagami-m fading and QPSK modulation is discussed in detail which shows that the proposed method provides better performance than existing systems of similar type
|