|
|
|
|
| LEADER |
03570nmm a2200373 u 4500 |
| 001 |
EB000676308 |
| 003 |
EBX01000000000000000529390 |
| 005 |
00000000000000.0 |
| 007 |
cr||||||||||||||||||||| |
| 008 |
140122 ||| eng |
| 020 |
|
|
|a 9783642829406
|
| 100 |
1 |
|
|a Cantoni, Virginio
|e [editor]
|
| 245 |
0 |
0 |
|a Pyramidal Systems for Computer Vision
|h Elektronische Ressource
|c edited by Virginio Cantoni, Stefano Levialdi
|
| 250 |
|
|
|a 1st ed. 1986
|
| 260 |
|
|
|a Berlin, Heidelberg
|b Springer Berlin Heidelberg
|c 1986, 1986
|
| 300 |
|
|
|a VIII, 392 p
|b online resource
|
| 505 |
0 |
|
|a Parallel, Hierarchical Software/Hardware Pyramid Architectures -- I.P. Hierarchical Systems: Architectural Features -- General Purpose Pyramidal Architectures -- Pyramids — Expected Performance -- Hypercubes and Pyramids -- Architectural Comparisons -- A Pyramidal System for Image Processing -- Counting on the GAM Pyramid -- A Pipelined Pyramid Machine -- The PAPIA Controller: Hardware Implementation -- Custom Made Pyramids -- Paradigms for Pyramid Machine Algorithms -- Pyramid Algorithms on Processor Arrays -- Pyramidal Transforms in Image Processing and Computer Vision -- Overlapping in Compact Pyramids -- Some Pyramid Techniques for Image Segmentation -- Segmentation of Textured Images by Pyramid Linking -- Local Motion Estimation with the Dynamic Pyramid -- Vectorial Features in Pyramidal Image Processing -- Programming Image Processing Machines -- A High Level Language for Pyramidal Architectures -- Tactile Information Processing -- Silicon Implementation of Multiprocessor Pyramid Architecture -- Fault-Tolerance Techniques in Arrays for Image Processing
|
| 653 |
|
|
|a Computer vision
|
| 653 |
|
|
|a Computer Vision
|
| 653 |
|
|
|a Computers
|
| 653 |
|
|
|a Computer Hardware
|
| 653 |
|
|
|a Processor Architectures
|
| 653 |
|
|
|a Microprocessors
|
| 653 |
|
|
|a Automated Pattern Recognition
|
| 653 |
|
|
|a Computer architecture
|
| 653 |
|
|
|a Pattern recognition systems
|
| 700 |
1 |
|
|a Levialdi, Stefano
|e [editor]
|
| 041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
| 989 |
|
|
|b SBA
|a Springer Book Archives -2004
|
| 490 |
0 |
|
|a NATO ASI Subseries F:, Computer and Systems Sciences
|
| 028 |
5 |
0 |
|a 10.1007/978-3-642-82940-6
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/978-3-642-82940-6?nosfx=y
|x Verlag
|3 Volltext
|
| 082 |
0 |
|
|a 004.22
|
| 520 |
|
|
|a This book contains the proceedings of the NATO Advanced Research Workshop held in Maratea (Italy), May 5-9, 1986 on Pyramidal Systems for Image Processing and Computer Vision. We had 40 participants from 11 countries playing an active part in the workshop and all the leaders of groups that have produced a prototype pyramid machine or a design for such a machine were present. Within the wide field of parallel architectures for image processing a new area was recently born and is growing healthily: the area of pyramidally structured multiprocessing systems. Essentially, the processors are arranged in planes (from a base to an apex) each one of which is generally a reduced (usually by a power of two) version of the plane underneath: these processors are horizontally interconnected (within a plane) and vertically connected with "fathers" (on top planes) and "children" on the plane below. This arrangement has a number of interesting features, all of which were amply discussed in our Workshop including the cellular array and hypercube versions of pyramids. A number of projects (in different parts of the world) are reported as well as some interesting applications in computer vision, tactile systems and numerical calculations
|