|
|
|
|
LEADER |
04787nmm a2200373 u 4500 |
001 |
EB000660600 |
003 |
EBX01000000000000000513682 |
005 |
00000000000000.0 |
007 |
cr||||||||||||||||||||| |
008 |
140122 ||| eng |
020 |
|
|
|a 9783642456282
|
100 |
1 |
|
|a Belli, Fevzi
|e [editor]
|
245 |
0 |
0 |
|a Fehlertolerierende Rechensysteme / Fault-Tolerant Computing Systems
|h Elektronische Ressource
|b 3. Internationale GI/ITG/GMA-Fachtagung / 3rd International GI/ITG/GMA Conference Bremerhaven, 9.–11. September 1987
|c edited by Fevzi Belli, Winfried Görke
|
250 |
|
|
|a 1st ed. 1987
|
260 |
|
|
|a Berlin, Heidelberg
|b Springer Berlin Heidelberg
|c 1987, 1987
|
300 |
|
|
|a XI, 389 p
|b online resource
|
505 |
0 |
|
|a Fault-Tolerant Distributed Real-Time Systems: MARS -- Anwendungen / Applications -- An Automated Material Flow Control System on a Fault-Tolerant Computer System for an Industrial Serial Manufacturer — A Report upon Practical Experience -- Konzept und Einsatzerfahrung mit Marathon/32 und RELIANCE -- Systeme I / Systems I -- LOGISIRE, a Safe Computer System for Process Automation -- Ausfallsicheres Betriebs- und Wartungszentrum BSE -- Systeme II / Systems II -- A Fault-Tolerant Multiple Processor for Front-End Process Control -- Autorenverzeichnis / Author Index
|
505 |
0 |
|
|a NEOCRIB: An Expert Fault Finding System that Articulates the Competence of Field Engineers -- Knowledge Based Tools for Testability Checking -- Test Pattern Obtainment from Algorithmic Descriptions -- Efficient Test Generation for Register Transfer Level Descriptions -- Selbsttest / Self-Test -- Experiments with Transient Fault Upsets in Microprocessor Controllers -- Universal Test Controller Chip for Board Self Test -- Systematische Erweiterung der Selbsttestmöglichkeiten von Baugruppen mit Mikroprozessoren -- Systemdiagnose und Fehlerbehebung / System Diagnosis and Error Recovery -- Ein Diagnoseverfahren für Systeme mit mehreren Verarbeitungseinheiten -- Investigation of Distributed Algorithms for System Self-Diagnosis -- Rollback Recovery in Multiprocessor Ring Configurations -- Fehlertolerante Kommunikationssysteme / Fault-Tolerant Communication Systems -- Modelling Interrupt Based InterprocessorCommunication by Time Petri Nets --
|
505 |
0 |
|
|a Ein Verfahren zur Fehlerausgrenzung und Fehlertolerierung in busorientierten Rechensystemen -- Reliable Multicast Protocols for a Token Ring Architecture -- Software-Fehlertoleranz und -Zuverlässigkeit / Software Fault Tolerance and Software Reliability -- A Conceptual Model of the Effect of Diverse Methodologies on Coincident Failures in Multi-Version Software -- A System Architecture for Software Fault Tolerance -- Quantitative Assessment of Fault-Tolerant Software Architecture -- Another Software Reliability Prediction Model -- Zuverlässigkeitsbewertung / Reliability Evaluation -- The Distribution of Computer Life after Tolerable Faults -- Maximal Availability of Tree-Structured Fault-Tolerant Systems -- Fehlerbehandlung in verteilten Systemen / Error Processing in Distributed Systems -- Fehlertoleranz-Aspekte in Transaktionssystemen -- A Reliable and Efficient Synchronization Protocol for Database Sharing Systems -- Fault Tolerance based on Time-Staggered Redundancy --
|
505 |
0 |
|
|a / Table of Contents -- Eröffnungssitzung / Opening Session -- Software Fault Tolerance in Safety-Critical Applications -- Vertrauenswürdige Systeme / Dependable Systems -- Biased Programming Faults — How to Overcome Them? -- Sicherheitsgerichtete speicherprogrammierbare Steuerung mit TÜV-Prüfung -- Verlusttolerante elektronische Brieftaschen -- Design Issues in High Performance Fault-Tolerant Multicomputers -- Hardware-Implementierte Fehlertoleranz / Hardware-Implemented Fault Tolerance -- Mutabor — An Intelligent Memory Management Unit for an Object Oriented Architecture Supporting Error Recovery -- Fault-Tolerant VLSI Processor -- Testerzeugung / Test Generation -- Fault Detection By Consumption Measurement in CMOS Circuits -- MICROPROCESSOR BOARDS: Compact Markov Models for Random Test Length Calculation -- Expertensysteme und Testerzeugung / Expert Systems and Test Generation --
|
653 |
|
|
|a Computer arithmetic and logic units
|
653 |
|
|
|a Telecommunication
|
653 |
|
|
|a Processor Architectures
|
653 |
|
|
|a Communications Engineering, Networks
|
653 |
|
|
|a Arithmetic and Logic Structures
|
653 |
|
|
|a Microprocessors
|
653 |
|
|
|a Computer architecture
|
700 |
1 |
|
|a Görke, Winfried
|e [editor]
|
041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
989 |
|
|
|b SBA
|a Springer Book Archives -2004
|
490 |
0 |
|
|a Informatik-Fachberichte
|
028 |
5 |
0 |
|a 10.1007/978-3-642-45628-2
|
856 |
4 |
0 |
|u https://doi.org/10.1007/978-3-642-45628-2?nosfx=y
|x Verlag
|3 Volltext
|
082 |
0 |
|
|a 004.01513
|