PARLE '94 Parallel Architectures and Languages Europe 6th International PARLE Conference, Athens, Greece, July 4 - 8, 1994. Proceedings

This volume presents the proceedings of the 5th International Conference Parallel Architectures and Languages Europe (PARLE '94), held in Athens, Greece in July 1994. PARLE is the main Europe-based event on parallel processing. Parallel processing is now well established within the high-perform...

Full description

Bibliographic Details
Other Authors: Halatsis, Costas (Editor), Maritsas, Dimitrios (Editor), Philokyprou, George (Editor), Theodoridis, Sergios (Editor)
Format: eBook
Language:English
Published: Berlin, Heidelberg Springer Berlin Heidelberg 1994, 1994
Edition:1st ed. 1994
Series:Lecture Notes in Computer Science
Subjects:
Online Access:
Collection: Springer Book Archives -2004 - Collection details see MPG.ReNa
LEADER 08438nmm a2200517 u 4500
001 EB000658621
003 EBX01000000000000000511703
005 00000000000000.0
007 cr|||||||||||||||||||||
008 140122 ||| eng
020 |a 9783540484776 
100 1 |a Halatsis, Costas  |e [editor] 
245 0 0 |a PARLE '94 Parallel Architectures and Languages Europe  |h Elektronische Ressource  |b 6th International PARLE Conference, Athens, Greece, July 4 - 8, 1994. Proceedings  |c edited by Costas Halatsis, Dimitrios Maritsas, George Philokyprou, Sergios Theodoridis 
250 |a 1st ed. 1994 
260 |a Berlin, Heidelberg  |b Springer Berlin Heidelberg  |c 1994, 1994 
300 |a DCCCLX, 843 p  |b online resource 
505 0 |a A new multi-dimensional interconnection network for SIMD architectures -- A scalable bit-sequential SIMD architecture for pattern recognition -- An iterative array processor architecture for matrix computation -- Datarol-II: A fine-grain massively parallel architecture -- From BSP to a virtual von Neumann machine -- Data parallel relational database processing on the connection machine CM-2 with DataVault -- Staggered scheme: A loop allocation policy -- Using parallel simulated annealing in the mapping problem -- A new parallel MIMD Connected Component Labeling algorithm -- Using reference counters in update based coherent memory -- Compositional reasoning about real-time distributed systems withlimited resources -- Dynamic load balancing on a virtually-shared memory parallel computer system -- Analysing the load balancing scheme of a parallel system on multiprocessors — A modeling approach — -- Performance of interconnection network in multithreaded architectures --  
505 0 |a Improved probabilistic routing on generalized hypercubes -- Efficient data communication in Incomplete Hypercube -- Efficient communication in the folded Petersen interconnection networks -- Compiling rewriting onto SIMD and MIMD/SIMD machines -- A compilation technique for varying communication cost NUMA architectures -- A data partitioning algorithm for distributed memory compilation -- Towards a high precision massively parallel computer -- On the testability of purely recursive digital filters -- Voting on synchronous communications -- Protocol validation: A parallel technique to reduce the reachability tree -- Optimal parallel execution of complete binary trees and grids into most popular interconnection networks -- Time-optimal nearest-neighbor computations on enhanced meshes -- Simulation of PRAM models on meshes -- On the multisearching problem for hypercubes -- Code Liberation — A tool for refitting code to a parallel environment --  
505 0 |a A new approach to array redistribution: Strip mining redistribution -- Analytic model of a Cache Only Memory Architecture -- Memory assignment for multiprocessor caches through grey coloring -- An adaptive update-based cache coherence protocol for reduction of miss rate and traffic -- Eliminating invalidation in coherent-cache parallel graph reduction -- Enhancing parallelism by removing cyclic data dependencies -- An interaction-based language and its typing system -- On the parallelism of data -- Predicative polymorphism in ?-calculus -- Improving the execution of the dependent and-parallel Prolog DDAS -- OR-parallel Prolog on distributed memory systems -- Efficient distributed memory implementation of a data parallel functional language -- Modelling photochemical pollution using parallel and distributed computing platforms -- Parallel algorithms and interval selection strategies for globally adaptive quadrature --  
505 0 |a Dynamic allocation of communication bandwidth in multicomputers -- Load balanced priority queues on distributed memory machines -- Parallel computations with algebraic numbers a case study: Jordan normal form of matrices -- Batch dynamic algorithms for two graph problems -- A general method for maximizing the error-detecting ability of distributed algorithms -- MAGE: A Massively Agent Execution System for logic programming -- Checking the serial correctness of control-parallel programs -- NXLib — A parallel programming environment for workstation clusters -- Applying human factors techniques to the design of a tool for parallel program performance analysis and tuning -- An Actor based programming system for heterogeneous processing -- Introducing fairness in CSP systems specified with state variables -- A dataflow-based massively parallel programming language and its implementation -- Using subpages for coherency control in parallel database systems --  
505 0 |a High-level visualisation of parallel logic program execution -- Next-generation parallel performance visualization: A prototyping environment for visualization development -- A formal approach to modeling expected behavior in parallel program visualizations -- An improvement in the size-depth tradeoff for strictly non-blocking generalized-concentration networks -- Bypass strategy in hypercube multiprocessors by adding bus connections -- Optimul: A hybrid multiprocessor for distributed and shared memory multiprocessing with WDM optical fiber interconnections -- ILIAS, a sequential language for parallel matrix computations -- Static communications in parallel scientific programs -- Load balancing for extrapolation methods on distributed memory multiprocessors -- On the definition of speedup -- Petri net performance models of parallel systems — Methodologyand case study -- Run-time optimization of sparse matrix-vector multiplication on SIMD machines --  
505 0 |a Scheduling algorithms performance with the pSystem parallel programming environment -- A new routing scheme for concatenating two omega networks 
505 0 |a Systolic designs for evaluating linear combinations of Chebyshev polynomials -- The impact of the KSR1 allcache architecture on the behaviour of the DBS3 parallel DBMS -- Sparse Generalized HyperGrids for performance scalability -- A distributed garbage collector for active objects -- Bus based parallel computers: A viable way for massive parallelism -- Implementation of GTS -- A hierarchical activation management technique for fine-grain multithreaded execution -- Scheduling task graphs onto distributed memory multiprocessors under realistic constraints -- A dynamic algorithm for online scheduling of parallel processes -- CoReA: A synchronous calculus of parallel communicating reactive automata -- Deriving histories of nets with priority relation -- What do you get from a ?-calculussemantics? -- Rewriting: An effective model of concurrency -- Mercury: Object-affinity scheduling and continuation passing on multiprocessors --  
653 |a Computer Communication Networks 
653 |a Electronic digital computers / Evaluation 
653 |a Computer systems 
653 |a Programming Techniques 
653 |a System Performance and Evaluation 
653 |a Computer System Implementation 
653 |a Computer programming 
653 |a Computer networks  
653 |a Processor Architectures 
653 |a Microprocessors 
653 |a Special Purpose and Application-Based Systems 
653 |a Computers, Special purpose 
653 |a Computer architecture 
700 1 |a Maritsas, Dimitrios  |e [editor] 
700 1 |a Philokyprou, George  |e [editor] 
700 1 |a Theodoridis, Sergios  |e [editor] 
041 0 7 |a eng  |2 ISO 639-2 
989 |b SBA  |a Springer Book Archives -2004 
490 0 |a Lecture Notes in Computer Science 
028 5 0 |a 10.1007/3-540-58184-7 
856 4 0 |u https://doi.org/10.1007/3-540-58184-7?nosfx=y  |x Verlag  |3 Volltext 
082 0 |a 004.2 
520 |a This volume presents the proceedings of the 5th International Conference Parallel Architectures and Languages Europe (PARLE '94), held in Athens, Greece in July 1994. PARLE is the main Europe-based event on parallel processing. Parallel processing is now well established within the high-performance computing technology and of stategic importance not only to the computer industry, but also for a wide range of applications affecting the whole economy. The 60 full papers and 24 poster presentations accepted for this proceedings were selected from some 200 submissions by the international program committee; they cover the whole field and give a timely state-of-the-art report on research and advanced applications in parallel computing