|
|
|
|
| LEADER |
03176nmm a2200325 u 4500 |
| 001 |
EB000657661 |
| 003 |
EBX01000000000000000510743 |
| 005 |
00000000000000.0 |
| 007 |
cr||||||||||||||||||||| |
| 008 |
140122 ||| eng |
| 020 |
|
|
|a 9783540471448
|
| 100 |
1 |
|
|a Bakker, Jacobus W. de
|e [editor]
|
| 245 |
0 |
0 |
|a PARLE Parallel Architectures and Languages Europe
|h Elektronische Ressource
|b Vol.1: Parallel Architectures, Eindhoven, The Netherlands, June 15-19, 1987; Proceedings
|c edited by Jacobus W. de Bakker, A.J. Nijman, Philip C. Treleaven
|
| 250 |
|
|
|a 1st ed. 1987
|
| 260 |
|
|
|a Berlin, Heidelberg
|b Springer Berlin Heidelberg
|c 1987, 1987
|
| 300 |
|
|
|a XIV, 490 p
|b online resource
|
| 505 |
0 |
|
|a Learning translation invariant recognition in a massively parallel networks -- Trace theory and systolic computations -- Boltzmann machines and their applications -- Cobweb-2: Structured specification of a wafer-scale supercomputer -- A novel deadlock free and starvation free packet switching communication processor -- A parallel architecture for signal understanding through inference on uncertain data -- An axiomatic approach to the specification of distributed computer architectures -- Computing on a systolic screen: Hulls, contours and applications -- Multiprocessor systems programming in a high-level data-flow language -- The twisted cube -- An implemented method for incremental systolic design -- The use of parallel functions in system design -- The translation of processes into circuits -- Mapping strategies in message based multiprocessor systems -- Hardware memory management for large knowledge bases -- Transputer-based experiments with the ZAPP architecture -- Synthesis of systolic arrays for inductive problems -- Practical parallelism using transputer arrays -- Systolic array synthesis by static analysis of program dependencies -- Specification of a pipelined event driven simulator using FP2 -- A layered emulator for design evaluation of MIMD multiprocessors with shared memory -- The Alliant FX/Series: A language driven architecture for parallel processing of dusty deck fortran -- Emulating digital logic using transputer networks (very high parallelism = simplicity = performance) -- A two-level approach to logic plus functional programming integration -- Overview of a parallel reduction machine project -- An overview of DDC: Delta driven computer -- Design and implementation of a parallel inference machine for first order logic: an overview -- Multi-level simulator for VLSI -- The DOOM system and its applications: A survey of esprit 415 subproject A, philips research laboratories
|
| 653 |
|
|
|a Compilers (Computer programs)
|
| 653 |
|
|
|a Compilers and Interpreters
|
| 653 |
|
|
|a Processor Architectures
|
| 653 |
|
|
|a Microprocessors
|
| 653 |
|
|
|a Computer architecture
|
| 700 |
1 |
|
|a Nijman, A.J.
|e [editor]
|
| 700 |
1 |
|
|a Treleaven, Philip C.
|e [editor]
|
| 041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
| 989 |
|
|
|b SBA
|a Springer Book Archives -2004
|
| 490 |
0 |
|
|a Lecture Notes in Computer Science
|
| 028 |
5 |
0 |
|a 10.1007/3-540-17943-7
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/3-540-17943-7?nosfx=y
|x Verlag
|3 Volltext
|
| 082 |
0 |
|
|a 004.22
|