|
|
|
|
| LEADER |
03145nmm a2200385 u 4500 |
| 001 |
EB000654563 |
| 003 |
EBX01000000000000000507645 |
| 005 |
00000000000000.0 |
| 007 |
cr||||||||||||||||||||| |
| 008 |
140122 ||| eng |
| 020 |
|
|
|a 9783540387466
|
| 100 |
1 |
|
|a Makedon, Fillia
|e [editor]
|
| 245 |
0 |
0 |
|a VLSI Algorithms and Architectures
|h Elektronische Ressource
|b Aegean Workshop on Computing, Loutraki, Greece, July 8-11, 1986. Proceedings
|c edited by Fillia Makedon, Kurt Mehlhorn, T. Papatheodorou, P. Spirakis
|
| 250 |
|
|
|a 1st ed. 1986
|
| 260 |
|
|
|a Berlin, Heidelberg
|b Springer Berlin Heidelberg
|c 1986, 1986
|
| 300 |
|
|
|a X, 330 p
|b online resource
|
| 505 |
0 |
|
|a Digital filtering in VLSI -- Two processor scheduling is in NC -- Breaking symmetry in synchronous networks -- Parallel ear decomposition search (EDS) and st-numbering in graphs -- A unifying framework for systolic designs -- Optimal tradeoffs for addition on systolic arrays -- On the connection between hexagonal and unidirectional rectangular systolic arrays -- Lower bounds for sorting on mesh-connected architectures -- Diogenes, circa 1986 ????? ??? ??? ????o ????o?o -- Nonsequential computation and laws of nature -- Linear algorithms for two CMOS layout problems -- Some new results on a restricted channel routing problem -- Efficient modular design of TSC checkers for m-out-of-2m codes -- Vlsi algorithms and pipelined architectures for solving structured linear system -- A high-performance single-chip vlsi signal processor architecture -- Exploiting hierarchy in VLSI design -- A polynomial algorithm for recognizing images of polyhedra -- Parallel tree techniques and code optimization -- AT2-optimal galois field multiplier for VLSI -- Linear and book embeddings of graphs -- Efficient parallel evaluation of straight-line code and arithmetic circuits -- A logarithmic boolean time algorithm for parallel polynomial division -- A polynomial algorithm for recognizing small cutwidth in hypergraphs -- A generalized topological sorting problem -- Combinational static CMOS networks -- Fast and efficient parallel linear programming and linear least squares computations -- On the time required to sum n semigroup elements on a parallel machine with simultaneous writes -- A comparative study of concurrency control methods in B-trees -- Generalized river routing — Algorithms and performance bounds
|
| 653 |
|
|
|a Electronics and Microelectronics, Instrumentation
|
| 653 |
|
|
|a Computer science
|
| 653 |
|
|
|a Electrical and Electronic Engineering
|
| 653 |
|
|
|a Electrical engineering
|
| 653 |
|
|
|a Processor Architectures
|
| 653 |
|
|
|a Microprocessors
|
| 653 |
|
|
|a Electronics
|
| 653 |
|
|
|a Theory of Computation
|
| 653 |
|
|
|a Computer architecture
|
| 700 |
1 |
|
|a Mehlhorn, Kurt
|e [editor]
|
| 700 |
1 |
|
|a Papatheodorou, T.
|e [editor]
|
| 700 |
1 |
|
|a Spirakis, P.
|e [editor]
|
| 041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
| 989 |
|
|
|b SBA
|a Springer Book Archives -2004
|
| 490 |
0 |
|
|a Lecture Notes in Computer Science
|
| 028 |
5 |
0 |
|a 10.1007/3-540-16766-8
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/3-540-16766-8?nosfx=y
|x Verlag
|3 Volltext
|
| 082 |
0 |
|
|a 621.3
|