|
|
|
|
| LEADER |
04257nmm a2200325 u 4500 |
| 001 |
EB000624983 |
| 003 |
EBX01000000000000000478065 |
| 005 |
00000000000000.0 |
| 007 |
cr||||||||||||||||||||| |
| 008 |
140122 ||| eng |
| 020 |
|
|
|a 9781461532064
|
| 100 |
1 |
|
|a Gray, C. Thomas
|
| 245 |
0 |
0 |
|a Wave Pipelining: Theory and CMOS Implementation
|h Elektronische Ressource
|c by C. Thomas Gray, Wentai Liu, Ralph K. Cavin, III.
|
| 250 |
|
|
|a 1st ed. 1994
|
| 260 |
|
|
|a New York, NY
|b Springer US
|c 1994, 1994
|
| 300 |
|
|
|a XVIII, 206 p
|b online resource
|
| 505 |
0 |
|
|a 1 Introduction and Motivation -- 1.1 Wave Pipelining -- 1.2 History -- 1.3 Designing Wave Pipelined Circuits -- 1.4 Organization -- 2 Clock Period Constraints: Single Stage Systems -- 2.1 Introduction -- 2.2 System Model -- 2.3 Constraints for Correct Clocking -- 2.4 Minimizing the Clock Period -- 2.5 The Parameter k -- 2.6 Special Cases -- 2.7 Conclusions -- 3 Clock Period Constraints: Multiple Stage Systems -- 3.1 Introduction -- 3.2 System Model -- 3.3 Constraints for Correct Clocking -- 3.4 Example -- 3.5 Conclusions -- 4 Exact Timing Analysis -- 4.1 Introduction -- 4.2 Motivation and Justification -- 4.3 Complexity of Problem -- 4.4 Notation and Model -- 4.5 Basic Algorithm Development -- 4.6 Conclusion -- 5 Exact Timing Analysis: Algorithm -- 5.1 Introduction -- 5.2 Algorithm Strategy -- 5.3 Calculation of Output Responses -- 5.4 Verification of Output Responses -- 5.5 Detection of Components -- 5.6 Vector Reporting -- 5.7 Implementation -- 5.8 Limitations and Extensions -- 5.9 Conclusion -- 6 Practical Considerations in Wave Pipelining -- 6.1 Architecture Choice -- 6.2 Path Delay Variation -- 6.3 Circuit Choice -- 6.4 Parametric Variations due to Manufacturing and Environmen-tal Factors -- 6.5 Clock Distribution and Physical Layout -- 6.6 Technology Scaling -- 6.7 Conclusion -- 7 Design Examples -- 7.1 Introduction -- 7.2 Parallel-Carry Adder -- 7.3 Sampler -- 7.4 Conclusion -- 8 Conclusions -- A Example Model File -- B Calculation of Tolerance of Parametric Variations -- References
|
| 653 |
|
|
|a Computer-Aided Engineering (CAD, CAE) and Design
|
| 653 |
|
|
|a Electrical and Electronic Engineering
|
| 653 |
|
|
|a Electrical engineering
|
| 653 |
|
|
|a Computer-aided engineering
|
| 700 |
1 |
|
|a Wentai Liu
|e [author]
|
| 700 |
1 |
|
|a Cavin, III, Ralph K.
|e [author]
|
| 041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
| 989 |
|
|
|b SBA
|a Springer Book Archives -2004
|
| 490 |
0 |
|
|a The Springer International Series in Engineering and Computer Science
|
| 028 |
5 |
0 |
|a 10.1007/978-1-4615-3206-4
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/978-1-4615-3206-4?nosfx=y
|x Verlag
|3 Volltext
|
| 082 |
0 |
|
|a 621.3
|
| 520 |
|
|
|a The quest for higher performance digital systems for applications such as gen eral purpose computing, signal/image processing, and telecommunications and an increasing cost consciousness have led to a major thrust for high speed VLSI systems implemented in inexpensive and widely available technologies such as CMOS. This monograph, based on the first author's doctoral dissertation, con centrates on the technique of wave pipelining as one method toward achieving this goal. The primary focus of this monograph is to provide a coherent pre sentation of the theory of wave pipelined operation of digital circuits and to discuss practical design techniques for the realization of wave pipelined circuits in the CMOS technology. Wave pipelining can be applied to a variety of cir cuits for increased performance. For example, many architectures that support systolic computation lend themselves to wave pipelined realization. Also, the wave pipeline design methodology emphasizes the role of controlled clock skew in extracting enhanced performance from circuits that are not deeply pipelined. Wave pipelining (also known as maximal rate pipelining) is a timing method ology used in digital systems to increase the number of effective pipeline stages without increasing the number of physical registers in the pipeline. Using this technique, new data is applied to the inputs of a combinational logic block be fore the outputs due to previous inputs are available thus effectively pipelining the combinational logic and maximizing the utilization of the logic
|