|
|
|
|
| LEADER |
04230nmm a2200337 u 4500 |
| 001 |
EB000624110 |
| 003 |
EBX01000000000000001348534 |
| 005 |
00000000000000.0 |
| 007 |
cr||||||||||||||||||||| |
| 008 |
140122 ||| eng |
| 020 |
|
|
|a 9781461514213
|
| 100 |
1 |
|
|a George, Varghese
|
| 245 |
0 |
0 |
|a Low-Energy FPGAs — Architecture and Design
|h Elektronische Ressource
|c by Varghese George, Jan M. Rabaey
|
| 250 |
|
|
|a 1st ed. 2001
|
| 260 |
|
|
|a New York, NY
|b Springer US
|c 2001, 2001
|
| 300 |
|
|
|a X, 182 p
|b online resource
|
| 505 |
0 |
|
|a 1. Introduction -- 1 Introduction -- 2 FPGA -- 3 Interconnect Architecture -- 4 Logic Block Architecture -- 5 Programming Technology -- 6 Computation Model -- 7 Fpga as a Performance Accelerator -- 8 Research Projects -- 9 FPGA and Energy Consumption -- 10 Conclusion -- 2. Power Dissipation in FPGAS -- 1 Introduction -- 2 Technology and Power -- 3 Impact of Power Dissipation -- 4 Components of Power -- 5 Clock Energy -- 6 Conclusion -- 3. Exploration Environment -- 1 Introduction -- 2 Related Research -- 3 Evaluation Flow -- 4 Mapping -- 5 Architecture Representation -- 6 Placement -- 7 Routing -- 8 Extraction -- 9 Conclusion -- 4. Logic and Interconnect Architecture -- 1 Introduction -- 2 Related Research -- 3 Energy-Delay Components -- 4 Architectural Components -- 5 Logic Block -- 6 Goal of Interconnect Optimization -- 7 Interconnect Architecture -- 8 Conclusion -- 5. Circuit Techniques -- 1 Introduction -- 2 Related Work -- 3 Energy-Delay Design Space -- 4 Low-Swing Signaling -- 5 Low-Swing Circuit -- 6 Clock Distribution -- 7 Conclusion -- 6. Configuration Energy -- 1 Introduction -- 2 Configuration Cost -- 3 Configuration Techniques -- 4 Shift Register Versus Random Access -- 5 Configuration Energy Components -- 6 Methods to Reduce Configuration Energy -- 7 Conclusion -- 7. Hardware Implementation -- 1 Introduction -- 2 Logic Block -- 3 Interconnect -- 4 Tile Layout -- 5 Configuration Architecture -- 6 Final Layout -- 7 Fpga as an Embedded Unit -- 8 Conclusion -- 8. Results -- 1 Introduction -- 2 Measurement Setup -- 3 Measurement Strategy -- 4 Measured Data -- 5 Conclusion -- 9. Conclusion -- 1 FPGA: The Evolution -- 2 Energy Efficiency -- 3 This Work -- 4 Looking Ahead
|
| 653 |
|
|
|a Computer-Aided Engineering (CAD, CAE) and Design
|
| 653 |
|
|
|a Electrical and Electronic Engineering
|
| 653 |
|
|
|a Electrical engineering
|
| 653 |
|
|
|a Electronic circuits
|
| 653 |
|
|
|a Computer-aided engineering
|
| 653 |
|
|
|a Electronic Circuits and Systems
|
| 700 |
1 |
|
|a Rabaey, Jan M.
|e [author]
|
| 041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
| 989 |
|
|
|b SBA
|a Springer Book Archives -2004
|
| 490 |
0 |
|
|a The Springer International Series in Engineering and Computer Science
|
| 028 |
5 |
0 |
|a 10.1007/978-1-4615-1421-3
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/978-1-4615-1421-3?nosfx=y
|x Verlag
|3 Volltext
|
| 082 |
0 |
|
|a 621.3815
|
| 520 |
|
|
|a Low-Energy FPGAs: Architecture and Design is a primary resource for both researchers and practicing engineers in the field of digital circuit design. The book addresses the energy consumption of Field-Programmable Gate Arrays (FPGAs). FPGAs are becoming popular as embedded components in computing platforms. The programmability of the FPGA can be used to customize implementations of functions on an application basis. This leads to performance gains, and enables reuse of expensive silicon. Chapter 1 provides an overview of digital circuit design and FPGAs. Chapter 2 looks at the implication of deep-submicron technology onFPGA power dissipation. Chapter 3 describes the exploration environment to guide and evaluate design decisions. Chapter 4 discusses the architectural optimization process to evaluate the trade-offs between the flexibility of the architecture, and the effect on the performance metrics. Chapter 5 reviews different circuit techniques to reduce the performance overhead of some of the dominant components. Chapter 6 shows methods to configure FPGAs to minimize the programming overhead. Chapter 7 addresses the physical realization of some of the critical components and the final implementation of a specific low-energy FPGA. Chapter 8 compares the prototype array to an equivalent commercial architecture
|