|
|
|
|
| LEADER |
05122nmm a2200373 u 4500 |
| 001 |
EB000623529 |
| 003 |
EBX01000000000000000476611 |
| 005 |
00000000000000.0 |
| 007 |
cr||||||||||||||||||||| |
| 008 |
140122 ||| eng |
| 020 |
|
|
|a 9781461502371
|
| 100 |
1 |
|
|a Gilreath, William F.
|
| 245 |
0 |
0 |
|a Computer Architecture: A Minimalist Perspective
|h Elektronische Ressource
|c by William F. Gilreath, Phillip A. Laplante
|
| 250 |
|
|
|a 1st ed. 2003
|
| 260 |
|
|
|a New York, NY
|b Springer US
|c 2003, 2003
|
| 300 |
|
|
|a XV, 220 p
|b online resource
|
| 505 |
0 |
|
|a 1. One Instruction Set Computing -- 1.1 What is One Instruction Set Computing? -- 1.2 Why Study OISC? -- 1.3 A Look Ahead -- 1.4 Exercises -- 2 Instruction Sets -- 2.1 Elements of an Instruction -- 2.2 Operands -- 2.3 Instruction Formats -- 2.4 Core Set of Instructions -- 2.5 Addressing Modes -- 2.6 Exercises -- 3 Types of Computer Architectures -- 3.1 Overview -- 3.2 A Simple Taxonomy -- 3.3 Accumulator -- 3.4 Register-Memory -- 3.5 Register-Oriented -- 3.6 Exercises -- 4 Evolution of Instruction Sets -- 4.1 Motivation -- 4.2 Evolution of Microprocessors -- 4.3 Timeline -- 4.4 Exercises -- 5 CISC, RISC, OISC -- 5.1 CISC versus RISC -- 5.2 Is OISC a CISC or RISC? -- 5.3 Processor Complexity -- 5.4 Exercises -- 6 OISC Architectures -- 6.1 Single Instruction Types -- 6.2 MOVE -- 6.3 Comparing OISC Models -- 6.4 Variants of SBN and MOVE -- 6.5 OISC Continuum -- 6.6 Exercises -- 7 Historical Review of OISC -- 7.1 Subtract and Branch if Negative (SBN) -- 7.2 MOVE-based --
|
| 505 |
0 |
|
|a 7.3 Timeline -- 7.4 Exercises -- 8 Instruction Set Completeness -- 8.1 Instruction Set Completeness -- 8.2 A Practical Approach to Determining Completeness -- 8.3 Completeness of Two OISCs -- 8.4 Exercises -- 9 OISC Mappings -- 9.1 Mapping OISC to Conventional Architectures -- 9.2 Synthesizing Instructions -- 9.3 Code Fragments -- 9.4 Implementing OISC using OISC -- 9.5 Exercises -- 10 Parallel Architectures -- 10.1 Von Neumann Bottleneck -- 10.2 Parallel Processing -- 10.3 Flynn’s Taxonomy for Parallelism -- 10.4 Exercises -- 11 Applications and Implementations -- 11.1 “OlSC-like” Phenomena -- 11.2 Field Programmable Gate Arrays -- 11.3 Applications -- 11.4 Image Processing -- 11.5 Future Work with OISC -- 11.6 Exercises -- Appendix A: A Generic Microprocessor and OISC -- Appendix B: One Instruction Set Computer Implementation -- B.1 6502 Opcodes Summary -- B.2 6502Opcodes Mapped to MOVE OISC -- B.3 6502 Addressing as MOVE-based OISC --
|
| 505 |
0 |
|
|a B.4 6502 Addressing Modes and MOVE-based OISC -- Appendix C: Dilation Code Implementation -- Appendix D: Compiler Output for Dilation -- Appendix E: OISC Equivalent of Dilation -- References -- About the Authors
|
| 653 |
|
|
|a Software engineering
|
| 653 |
|
|
|a Computer vision
|
| 653 |
|
|
|a Software Engineering
|
| 653 |
|
|
|a Computer Vision
|
| 653 |
|
|
|a Processor Architectures
|
| 653 |
|
|
|a Microprocessors
|
| 653 |
|
|
|a Computer architecture
|
| 700 |
1 |
|
|a Laplante, Phillip A.
|e [author]
|
| 041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
| 989 |
|
|
|b SBA
|a Springer Book Archives -2004
|
| 490 |
0 |
|
|a The Springer International Series in Engineering and Computer Science
|
| 028 |
5 |
0 |
|a 10.1007/978-1-4615-0237-1
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/978-1-4615-0237-1?nosfx=y
|x Verlag
|3 Volltext
|
| 082 |
0 |
|
|a 004.22
|
| 520 |
|
|
|a The one instruction set computer (OISC) is the ultimate reduced instruction set computer (RISC). In OISC, the instruction set consists of only one instruction, and then by composition, all other necessary instructions are synthesized. This is an approach completely opposite to that of a complex instruction set computer (CISC), which incorporates complex instructions as microprograms within the processor. Computer Architecture: A Minimalist Perspective examines computer architecture, computability theory, and the history of computers from the perspective of one instruction set computing - a novel approach in which the computer supports only one, simple instruction. This bold, new paradigm offers significant promise in biological, chemical, optical, and molecular scale computers. Features include: · Provides a comprehensive study of computer architecture using computability theory as a base. · Provides a fresh perspective on computer architecture not found in any other text. · Covers history, theory, and practice of computer architecture from a minimalist perspective. Includes a complete implementation of a one instruction computer. · Includes exercises and programming assignments. Computer Architecture: A Minimalist Perspective is designed to meet the needs of a professional audience composed of researchers, computer hardware engineers, software engineers computational theorists, and systems engineers. The book is also intended for use in upper division undergraduate students and early graduate students studying computer architecture or embedded systems. It is an excellent text for use as a supplement or alternative in traditional Computer Architecture Courses, or in courses entitled "Special Topics in Computer Architecture."
|