|
|
|
|
LEADER |
04105nmm a2200313 u 4500 |
001 |
EB000621161 |
003 |
EBX01000000000000000474243 |
005 |
00000000000000.0 |
007 |
cr||||||||||||||||||||| |
008 |
140122 ||| eng |
020 |
|
|
|a 9781461306931
|
100 |
1 |
|
|a Dewey, Allen M.
|
245 |
0 |
0 |
|a Principles of VLSI System Planning
|h Elektronische Ressource
|b A Framework for Conceptual Design
|c by Allen M. Dewey, Stephen W. Director
|
250 |
|
|
|a 1st ed. 1990
|
260 |
|
|
|a New York, NY
|b Springer US
|c 1990, 1990
|
300 |
|
|
|a XX, 202 p
|b online resource
|
505 |
0 |
|
|a 1 Introduction -- 1.1 Benefits of VLSI System Planning -- 1.2 VLSI System Planning Overview -- 1.3 Comparisons to Previous Related Efforts -- 1.4 Organization of Book -- 2 Alternatives Exploration -- 2.1 Formalizing Design Knowledge -- 2.2 Hierarchy: Controlling Complexity -- 2.3 Constraints -- 2.4 Delaying Design Decisions -- 2.5 Backtracking: Changing Design Decisions -- 3 Design Assistance -- 3.1 Advice -- 3.2 Prediction -- 4 General Software Architecture -- 4.1 User Interface -- 4.2 Conventional/AI Software Integration -- 4.3 The Knowledge Base -- 5 A DSP VLSI System Planner -- 5.1 Algorithmic and Architectural Issues -- 5.2 Logical Level Issues -- 5.3 Circuit and Physical Level Issues -- 6 A DSP Prediction Methodology -- 6.1 Algorithmic Level Predictions -- 6.2 Architectural Level Predictions -- 6.3 Logical Level Predictions -- 6.4 Physical Level Predictions -- 6.5 Experimental Results -- 7 Yoda: Sample Planning Session -- 7.1 Constraints and Delaying Decisions -- 7.2 Advice and Consistency Constraints -- 7.3 Qualitative and Quantitative Advice -- 7.4 Context Switching and Subplans -- 7.5 Backtracking -- 7.6 Invoking Prediction Models -- 8 Summary -- 8.1 Future Work -- A Commercial Digital Filter ICs -- A.1 TRW -- A.2 NCR -- A.3 Harris -- A.4 Zoran -- A.5 Inmos -- A.6 Motorola -- B Software Implementation Details -- B.1 Bicorporal Architecture -- B.2 Alternatives Exploration Subsystem -- B.2.1 Representing Plans -- B.2.2 Representing Constraints -- B.3 Design Assistance Subsystem -- B.3.1 Representing Knowledge Sources -- B.4 Code Management -- Biblography
|
653 |
|
|
|a Computer-Aided Engineering (CAD, CAE) and Design
|
653 |
|
|
|a Electrical and Electronic Engineering
|
653 |
|
|
|a Electrical engineering
|
653 |
|
|
|a Computer-aided engineering
|
700 |
1 |
|
|a Director, Stephen W.
|e [author]
|
041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
989 |
|
|
|b SBA
|a Springer Book Archives -2004
|
490 |
0 |
|
|a The Springer International Series in Engineering and Computer Science
|
028 |
5 |
0 |
|a 10.1007/978-1-4613-0693-1
|
856 |
4 |
0 |
|u https://doi.org/10.1007/978-1-4613-0693-1?nosfx=y
|x Verlag
|3 Volltext
|
082 |
0 |
|
|a 670.285
|
520 |
|
|
|a This book describes a new type of computer aided VLSI design tool, called a VLSI System Planning, that is meant to aid designers dur ing the early, or conceptual, state of design. During this stage of design, the objective is to define a general design plan, or approach, that is likely to result in an efficient implementation satisfying the initial specifications, or to determine that the initial specifications are not realizable. A design plan is a collection of high level design decisions. As an example, the conceptual design of digital filters involves choosing the type of algorithm to implement (e. g. , finite impulse response or infinite impulse response), the type of polyno mial approximation (e. g. , Equiripple or Chebyshev), the fabrication technology (e. g. , CMOS or BiCMOS), and so on. Once a particu lar design plan is chosen, the detailed design phase can begin. It is during this phase that various synthesis, simulation, layout, and test activities occur to refine the conceptual design, gradually filling more detail until the design is finally realized. The principal advantage of VLSI System Planning is that the increasingly expensive resources of the detailed design process are more efficiently managed. Costly redesigns are minimized because the detailed design process is guided by a more credible, consistent, and correct design plan
|