|
|
|
|
LEADER |
02085nmm a2200325 u 4500 |
001 |
EB000616044 |
003 |
EBX01000000000000000469126 |
005 |
00000000000000.0 |
007 |
cr||||||||||||||||||||| |
008 |
140122 ||| eng |
020 |
|
|
|a 9781402080418
|
100 |
1 |
|
|a Mo, Fan
|
245 |
0 |
0 |
|a Regular Fabrics in Deep Sub-Micron Integrated-Circuit Design
|h Elektronische Ressource
|c by Fan Mo, Robert K. Brayton
|
250 |
|
|
|a 1st ed. 2004
|
260 |
|
|
|a New York, NY
|b Springer US
|c 2004, 2004
|
300 |
|
|
|a XI, 242 p
|b online resource
|
505 |
0 |
|
|a Preliminaries -- Circuit Structures -- Block-Level Placement and Routing -- The Module-Based Design Flow -- Conclusion
|
653 |
|
|
|a Computer-Aided Engineering (CAD, CAE) and Design
|
653 |
|
|
|a Electrical and Electronic Engineering
|
653 |
|
|
|a Electrical engineering
|
653 |
|
|
|a Electronic circuits
|
653 |
|
|
|a Computer-aided engineering
|
653 |
|
|
|a Electronic Circuits and Systems
|
700 |
1 |
|
|a Brayton, Robert K.
|e [author]
|
041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
989 |
|
|
|b SBA
|a Springer Book Archives -2004
|
028 |
5 |
0 |
|a 10.1007/b117043
|
856 |
4 |
0 |
|u https://doi.org/10.1007/b117043?nosfx=y
|x Verlag
|3 Volltext
|
082 |
0 |
|
|a 621.3815
|
520 |
|
|
|a Regular Fabrics in Deep Sub-Micron Integrated-Circuit Design discusses new approaches to better timing-closure and manufacturability of DSM Integrated Circuits. The key idea presented is the use of regular circuit and interconnect structures such that area/delay can be predicted with high accuracy. The co-design of structures and algorithms allows great opportunities for achieving better final results, thus closing the gap between IC and CAD designers. The regularities also provide simpler and possibly better manufacturability. In this book we present not only algorithms for solving particular sub-problems but also systematic ways of organizing different algorithms in a flow to solve the design problem as a whole. A timing-driven chip design flow is developed based on the new structures and their design algorithms, which produces faster chips in a shorter time
|