|
|
|
|
| LEADER |
03141nmm a2200337 u 4500 |
| 001 |
EB000412257 |
| 003 |
EBX01000000000000000265331 |
| 005 |
00000000000000.0 |
| 007 |
cr||||||||||||||||||||| |
| 008 |
131001 ||| eng |
| 020 |
|
|
|a 9781461477983
|
| 100 |
1 |
|
|a Paul, Somnath
|
| 245 |
0 |
0 |
|a Computing with Memory for Energy-Efficient Robust Systems
|h Elektronische Ressource
|c by Somnath Paul, Swarup Bhunia
|
| 250 |
|
|
|a 1st ed. 2014
|
| 260 |
|
|
|a New York, NY
|b Springer New York
|c 2014, 2014
|
| 300 |
|
|
|a XIII, 210 p. 73 illus., 41 illus. in color
|b online resource
|
| 505 |
0 |
|
|a Part I Introduction -- Challenges in Computing for Nanoscale Technologies -- A Survey of Computing Architectures -- Motivation for a Memory-Based Computing Hardware -- Part II Memory Based Computing -- Key Features of Memory-Based Computing -- Overview of Hardware and Software Architectures -- Application of Memory-Based Computing -- Part III Hardware Framework -- A Memory Based Generic Reconfigurable Framework -- MAHA Hardware Architecture -- Part IV Software Framework -- Application Analysis -- Application Mapping to MBC Hardware
|
| 653 |
|
|
|a Electronics and Microelectronics, Instrumentation
|
| 653 |
|
|
|a Electronic circuits
|
| 653 |
|
|
|a Processor Architectures
|
| 653 |
|
|
|a Microprocessors
|
| 653 |
|
|
|a Electronics
|
| 653 |
|
|
|a Electronic Circuits and Systems
|
| 653 |
|
|
|a Computer architecture
|
| 700 |
1 |
|
|a Bhunia, Swarup
|e [author]
|
| 041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
| 989 |
|
|
|b Springer
|a Springer eBooks 2005-
|
| 028 |
5 |
0 |
|a 10.1007/978-1-4614-7798-3
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/978-1-4614-7798-3?nosfx=y
|x Verlag
|3 Volltext
|
| 082 |
0 |
|
|a 6,213,815
|
| 520 |
|
|
|a This book analyzes energy and reliability as major challenges faced by designers of computing frameworks in the nanometer technology regime. The authors describe the existing solutions to address these challenges and then reveal a new reconfigurable computing platform, which leverages high-density nanoscale memory for both data storage and computation to maximize the energy-efficiency and reliability. The energy and reliability benefits of this new paradigm are illustrated and the design challenges are discussed. Various hardware and software aspects of this exciting computing paradigm are described, particularly with respect to hardware-software co-designed frameworks, where the hardware unit can be reconfigured to mimic diverse application behavior. Finally, the energy-efficiency of the paradigm described is compared with other, well-known reconfigurable computing platforms. · Introduces new paradigm for hardware reconfigurable frameworks, which leverages dense memory array as a malleable resource, which can be used for information storage as well as computation; · Merges spatial and temporal computing to minimize interconnect overhead and achieve better scalability compared to state-of-the-art reconfigurable computing platforms; · Enables efficient mapping of diverse data-intensive applications from domains of signal processing, multimedia and security applications
|