Transactions on High-Performance Embedded Architectures and Compilers III

Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on...

Full description

Bibliographic Details
Other Authors: Stenström, Per (Editor)
Format: eBook
Language:English
Published: Berlin, Heidelberg Springer Berlin Heidelberg 2011, 2011
Edition:1st ed. 2011
Series:Transactions on High-Performance Embedded Architectures and Compilers
Subjects:
Online Access:
Collection: Springer eBooks 2005- - Collection details see MPG.ReNa
LEADER 02779nmm a2200397 u 4500
001 EB000386298
003 EBX01000000000000000239350
005 00000000000000.0
007 cr|||||||||||||||||||||
008 130626 ||| eng
020 |a 9783642194481 
100 1 |a Stenström, Per  |e [editor] 
245 0 0 |a Transactions on High-Performance Embedded Architectures and Compilers III  |h Elektronische Ressource  |c edited by Per Stenström 
250 |a 1st ed. 2011 
260 |a Berlin, Heidelberg  |b Springer Berlin Heidelberg  |c 2011, 2011 
300 |a XIV, 299 p. 171 illus., 66 illus. in color  |b online resource 
653 |a Computer Communication Networks 
653 |a Compilers (Computer programs) 
653 |a Compilers and Interpreters 
653 |a Computer arithmetic and logic units 
653 |a Computer networks  
653 |a Input/Output and Data Communications 
653 |a Logic design 
653 |a Logic Design 
653 |a Processor Architectures 
653 |a Computer input-output equipment 
653 |a Arithmetic and Logic Structures 
653 |a Microprocessors 
653 |a Computer architecture 
041 0 7 |a eng  |2 ISO 639-2 
989 |b Springer  |a Springer eBooks 2005- 
490 0 |a Transactions on High-Performance Embedded Architectures and Compilers 
028 5 0 |a 10.1007/978-3-642-19448-1 
856 4 0 |u https://doi.org/10.1007/978-3-642-19448-1?nosfx=y  |x Verlag  |3 Volltext 
082 0 |a 004.01513 
520 |a Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. The scope of the journal therefore covers all aspects of computer architecture, code generation and compiler optimization methods of interest to researchers and practitioners designing future embedded systems. This third issue contains 14 papers carefully reviewed and selected out of numerous submissions and is divided into four sections. The first section contains the top four papers from the Third International Conference on High-Performance Embedded Architectures and Compilers, HiPEAC 2008, held in Göteborg, Sweden, in January 2008. The second section consists of four papers from the 8th MEDEA Workshop held in conjunction with PACT 2007 in Brasov, Romania, in September 2007. The third section  contains two regular papers and the fourth section provides a snapshot from the First Workshop on Programmability Issues for Multicore Computers, MULTIPROG, held in conjunction with HiPEAC 2008