Cover Image
Read Now

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 16th International Workshop, PATMOS 2006, Montpellier, France, September 13-15, 2006, Proceedings

Welcome to the proceedings of PATMOS 2006, the 16th in a series of international workshops. PATMOS 2006 was organized by LIRMM with CAS technical - sponsorship and CEDA sponsorship. Over the years, the PATMOS workshop has evolved into an important European event, where researchers from both industry...

Full description

Bibliographic Details
Other Authors: Vounckx, Johan (Editor), Azemard, Nadine (Editor), Maurine, Philippe (Editor)
Format: eBook
Language:English
Published: Berlin, Heidelberg Springer Berlin Heidelberg 2006, 2006
Edition:1st ed. 2006
Series:Theoretical Computer Science and General Issues
Subjects:
Electronic Digital Computers / Evaluation
Computer Science
System Performance And Evaluation
Memory Management (computer Science)
Computer Memory Structure
Computer Arithmetic And Logic Units
Logic Design
Processor Architectures
Arithmetic And Logic Structures
Microprocessors
Computer Storage Devices
Theory Of Computation
Computer Architecture
Online Access:
Collection: Springer eBooks 2005- - Collection details see MPG.ReNa
Table of Contents:
  • Session 1 – High-Level Design
  • Session 2 – Power Estimation / Modeling
  • Session 3 – Memory and Register Files
  • Session 4 – Low-Power Digital Circuits
  • Session 5 – Busses and Interconnects
  • Session 6 – Low Power Techniques
  • Session 7 – Applications and SoC Design
  • Session 8 – Modeling
  • Session 9 – Digital Circuits
  • Session 10 – Reconfigurable and Programmable Devices
  • Poster 1
  • Poster 2
  • Poster 3
  • Keynotes
  • Industrial Session

Similar Items