|
|
|
|
| LEADER |
02739nmm a2200301 u 4500 |
| 001 |
EB000362310 |
| 003 |
EBX01000000000000000215362 |
| 005 |
00000000000000.0 |
| 007 |
cr||||||||||||||||||||| |
| 008 |
130626 ||| eng |
| 020 |
|
|
|a 9781441967787
|
| 100 |
1 |
|
|a Soudris, Dimitrios
|e [editor]
|
| 245 |
0 |
0 |
|a Scalable Multi-core Architectures
|h Elektronische Ressource
|b Design Methodologies and Tools
|c edited by Dimitrios Soudris, Axel Jantsch
|
| 250 |
|
|
|a 1st ed. 2012
|
| 260 |
|
|
|a New York, NY
|b Springer New York
|c 2012, 2012
|
| 300 |
|
|
|a XIV, 223 p
|b online resource
|
| 505 |
0 |
|
|a Part I: HS/SW/ Building Blocks: Architecture, Methods, and Techniques -- 1. Memory Architecture and Management in an NoC Platform -- 2. Application-Specific Multi-Threaded Dynamic Memory Management -- 3. Power Management Architecture in McNoC -- 4. ASIP Exploration and Design -- Part II: System-level Exploration -- 5. System Exploration -- 6. MPA: Parallelization Made Easy -- Part III: Industrial Applications -- 7. MPSoC Architecture Performance Analysis for Agile SDR Radio Applications -- 8. Application of the MOSART Flow on the WiMAX (802.16e) PHY.
|
| 653 |
|
|
|a Computer-Aided Engineering (CAD, CAE) and Design
|
| 653 |
|
|
|a Electronic circuits
|
| 653 |
|
|
|a Computer-aided engineering
|
| 653 |
|
|
|a Electronic Circuits and Systems
|
| 700 |
1 |
|
|a Jantsch, Axel
|e [editor]
|
| 041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
| 989 |
|
|
|b Springer
|a Springer eBooks 2005-
|
| 028 |
5 |
0 |
|a 10.1007/978-1-4419-6778-7
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/978-1-4419-6778-7?nosfx=y
|x Verlag
|3 Volltext
|
| 082 |
0 |
|
|a 621.3815
|
| 520 |
|
|
|a As Moore’s law continues to unfold, two important trends have recently emerged. First, the growth of chip capacity is translated into a corresponding increase of number of cores. Second, the parallalization of the computation and 3D integration technologies lead to distributed memory architectures. This book provides a current snapshot of industrial and academic research, conducted as part of the European FP7 MOSART project, addressing urgent challenges in many-core architectures and application mapping. It addresses the architectural design of many core chips, memory and data management, power management, design and programming methodologies. It also describes how new techniques have been applied in various industrial case studies. Describes trends towards distributed memory architectures and distributed power management; Integrates Network on Chip with distributed, shared memory architectures; Demonstrates novel design methodologies and frameworks for multi-core design space exploration; Shows how midlleware services (dynamic data management) can be integrated into and support by the platform.
|