|
|
|
|
| LEADER |
03323nmm a2200385 u 4500 |
| 001 |
EB000359379 |
| 003 |
EBX01000000000000000212431 |
| 005 |
00000000000000.0 |
| 007 |
cr||||||||||||||||||||| |
| 008 |
130626 ||| eng |
| 020 |
|
|
|a 9781402065057
|
| 100 |
1 |
|
|a Vassiliadis, Stamatis
|e [editor]
|
| 245 |
0 |
0 |
|a Fine- and Coarse-Grain Reconfigurable Computing
|h Elektronische Ressource
|c edited by Stamatis Vassiliadis, Dimitrios Soudris
|
| 250 |
|
|
|a 1st ed. 2007
|
| 260 |
|
|
|a Dordrecht
|b Springer Netherlands
|c 2007, 2007
|
| 300 |
|
|
|a XVI, 381 p
|b online resource
|
| 505 |
0 |
|
|a I -- A Survey of Existing Fine-Grain Reconfigurable Architectures and CAD tools -- A Survey of Coarse-Grain Reconfigurable Architectures and Cad Tools -- Case Studies -- Amdrel -- A Coarse-Grain Dynamically Reconfigurable System and Compilation Framework -- Polymorphic Instruction Set Computers -- ADRES & DRESC: Architecture and Compiler for Coarse-Grain Reconfigurable Processors -- A Taxonomy of Field-Programmable Custom Computing Machines
|
| 653 |
|
|
|a Electronics and Microelectronics, Instrumentation
|
| 653 |
|
|
|a Software engineering
|
| 653 |
|
|
|a Software Engineering
|
| 653 |
|
|
|a Computers
|
| 653 |
|
|
|a Computer networks
|
| 653 |
|
|
|a Computer Hardware
|
| 653 |
|
|
|a Computer Engineering and Networks
|
| 653 |
|
|
|a Electronic circuits
|
| 653 |
|
|
|a Electronics
|
| 653 |
|
|
|a Computer engineering
|
| 653 |
|
|
|a Electronic Circuits and Systems
|
| 700 |
1 |
|
|a Soudris, Dimitrios
|e [editor]
|
| 041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
| 989 |
|
|
|b Springer
|a Springer eBooks 2005-
|
| 028 |
5 |
0 |
|a 10.1007/978-1-4020-6505-7
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/978-1-4020-6505-7?nosfx=y
|x Verlag
|3 Volltext
|
| 082 |
0 |
|
|a 621.3815
|
| 520 |
|
|
|a Fine- and Coarse-Grain Reconfigurable Computing gives the basic concepts and building blocks for the design of Fine- (or FPGA) and Coarse-Grain Reconfigurable Architectures. Recently-developed integrated architecture design and software-supported design flow of FPGA and coarse-grain reconfigurable architecture are also described. Part I consists of two extensive surveys of FPGA and Coarse-Grain Reconfigurable Architectures: The FPGA technology is defined, which includes architecture, logic block structure, interconnect, and configuration methods and existing fine-grain reconfigurable architectures emerged from both academia and industry. Additionally, the implementation techniques and CAD tools developed to facilitate the implementation of a system in reconfigurable hardware by the industry and academia are provided. In addition the features, the advantages and limitations of the coarse-grain reconfigurable systems, the specific issues that should be addressed during the design phase, as well as representative existing coarse-grain reconfigurable systems are explained. In Part II, case studies, innovative research results about reconfigurable architectures and design frameworks from three projects AMDREL, MOLEN and ADRES&DRESC, and, a new classification according to microcoded architectural criteria are described. Fine- and Coarse-Grain Reconfigurable Computing is an essential reference for researchers and professionals and can be used as a textbook by undergraduate, graduate students and professors. Foreword by Yale Patt, Jim Smith and Mateo Valero
|