Search alternatives:
"instruction set" » "instruction _"
Cover Image
Read Now

161
by Ritschel, Patrick
Published 2023
dpunkt.verlag
Table of Contents: “...Instruction Set Architecture -- RISC-V -- sum_up_n in Assembler -- sum_up_n-Maschinensprache...”
Cover Image
Read Now

162
Published 2006
Springer Berlin Heidelberg
Table of Contents: “... Using Dual-Rail Pre-charge Logic Style -- Efficient Hardware I -- Instruction Set Extensions...”
Cover Image
Read Now

163
Published 2007
Springer Berlin Heidelberg
Table of Contents: “... Memory Replay Attacks -- Power Analysis Resistant AES Implementation with Instruction Set Extensions...”
Cover Image
Read Now

164
Published 2007
Springer Berlin Heidelberg
Table of Contents: “... -- BURS-Based Instruction Set Selection -- Improved Resolution-Based Method for Satisfiability Checking...”
Cover Image
Read Now

165
by Dandamudi, Sivarama P.
Published 1998
Springer New York
Table of Contents: “... Instruction Set -- D.1 Pentium Instruction Format -- D.1.1 Instruction Prefixes.-D.1.2 General Instruction...”
Cover Image
Read Now

166
Published 1991
Springer Berlin Heidelberg
Table of Contents: “... weiteren Kapitel des Buches -- Literatur -- 2 RISC-Grundlagen -- 2.1 Complex Instruction Set Computer — ein...”
Cover Image
Read Now

167
by Musumeci, Gian-Paolo D.
Published 2002
O'Reilly
Table of Contents: “... and languages; The Instruction Set Architecture; Hardware: microarchitecture, circuits, and devices; The von...”
Cover Image
Read Now

168
by Forshaw, James
Published 2018
No Starch Press
Table of Contents: “...; The Instruction Set Architecture; CPU Registers; Program Flow; Operating System Basics; Executable File Formats...”
Cover Image
Read Now

169
by Li, Chao, Balla-Arabe, Souleymane, Yang, Fan
Published 2017
ISTE, Ltd.
Table of Contents: “... Prototyping of Parallel Reconfigurable Instruction Set Processor for Efficient Real-Time Image Processing...”
Cover Image
Read Now

170
Published 1991
Springer US
Table of Contents: “... Prolog Instruction Set for RISC Processors -- 2.2 A VLSI Engine for Structured Logic Programming -- 2.3...”
Cover Image
Read Now

171
by Potter, Jerry L.
Published 1992
Springer US
Table of Contents: “.... The Basic Associative Intermediate Level Instruction Set -- 10.8. Conclusion -- Appendix. ASC Tables...”
Cover Image
Read Now

172
Published 2020
Springer International Publishing
Table of Contents: “... -- Evaluating the Effectiveness of a Vector-Length-Agnostic Instruction Set -- Scheduling and Load Balancing...”
Cover Image
Read Now

173
by Davis, Michael, Elisan, Christopher C., Bodmer, Sean, LeMasters, Aaron
Published 2017
McGraw-Hill Education
Table of Contents: “... -- Instruction Set Architectures and the Operating System -- Protection Rings...”
Cover Image
Read Now

174
by Langbridge, James A.
Published 2014
John Wiley & Sons
Table of Contents: “... Procedure; Compiling Programs for the Raspberry Pi; What's Next?; Summary; Chapter 6: Thumb Instruction Set...”
Cover Image
Read Now

175
by Gizopoulos, Dimitris, Paschalis, A., Zorian, Yervant
Published 2004
Springer US
“... complexities and instruction set architectures...”
Cover Image
Read Now

176
Published 2008
Springer Berlin Heidelberg
Table of Contents: “... EventB to Create a Virtual Machine Instruction Set Architecture -- 4. Z Papers -- Z2SAL - Building a...”
Cover Image
Read Now

177
Published 2023
Springer International Publishing
Table of Contents: “... of mathematical tasks, instructional setting and socio-mathematical norms -- Part I. Mathematical challenges...”
Cover Image
Read Now

178
Published 2009
Springer Berlin Heidelberg
Table of Contents: “... Than Weak: Attacks on Concatenated Combiners -- The Intel AES Instructions Set and the SHA-3 Candidates...”
Cover Image
Read Now

179
Published 2003
Springer US
Table of Contents: “... and Basics -- 7.2 General Architecture of an 1149.4 IC -- 7.3 The 1149.4 Instruction Set -- 7.4 Other...”
Cover Image
Read Now

180
by Mayer-Lindenberg, F.
Published 2004
J. Wiley
Table of Contents: “... Architecture; 6.2.2 Instruction Set Architectures and Memory Requirements; 6.2.3 Caches and Virtual Memory...”