|
|
|
|
LEADER |
03630nmm a2200589 u 4500 |
001 |
EB001921746 |
003 |
EBX01000000000000001084648 |
005 |
00000000000000.0 |
007 |
cr||||||||||||||||||||| |
008 |
210123 ||| eng |
020 |
|
|
|a 1282349880
|
020 |
|
|
|a 0470987618
|
020 |
|
|
|a 9781282349889
|
020 |
|
|
|a 9780470987612
|
020 |
|
|
|a 9786612349881
|
050 |
|
4 |
|a TK7885.7
|
100 |
1 |
|
|a Minns, Peter D.
|
245 |
0 |
0 |
|a FSM-based digital design using Verilog HDL
|c Peter Minns, Ian Elliott
|
246 |
3 |
1 |
|a Finite state machine based digital design using Verilog HDL
|
260 |
|
|
|a Chichester, England
|b J. Wiley & Sons
|c 2008
|
300 |
|
|
|a xiii, 391 pages
|b illustrations
|
505 |
0 |
|
|a Includes bibliographical references and index
|
505 |
0 |
|
|a FSM-based Digital Design using Verilog HDL; Contents; Preface; Acknowledgements; 1 Introduction to Finite-State Machines and State Diagrams for the Design of Electronic Circuits and Systems; 2 Using State Diagrams to Control External Hardware Subsystems; 3 Synthesizing Hardware from a State Diagram; 4 Synchronous Finite-State Machine Designs; 5 The One Hot Technique in Finite-State Machine Design; 6 Introduction to Verilog HDL; 7 Elements of Verilog HDL; 8 Describing Combinational and Sequential Logic using Verilog HDL; 9 Asynchronous Finite-State Machines; 10 Introduction to Petri Nets
|
505 |
0 |
|
|a Appendix A: Logic Gates and Boolean Algebra Used in the BookAppendix B: Counting and Shifting Circuit Techniques; Appendix C: Tutorial on the Use of Verilog HDL to Simulate a Finite-State Machine Design; Appendix D: Implementing State Machines using Verilog Behavioural Mode; Index
|
653 |
|
|
|a Digitales System / gnd / http://d-nb.info/gnd/4012300-5
|
653 |
|
|
|a Théorie des machines séquentielles
|
653 |
|
|
|a Digital electronics / fast
|
653 |
|
|
|a COMPUTERS / Data Processing / bisacsh
|
653 |
|
|
|a VERILOG / gnd / http://d-nb.info/gnd/4268385-3
|
653 |
|
|
|a Verilog (Langage de description de matériel informatique)
|
653 |
|
|
|a Digital electronics / http://id.loc.gov/authorities/subjects/sh85037976
|
653 |
|
|
|a Digitalelektronik / gnd / http://d-nb.info/gnd/4260328-6
|
653 |
|
|
|a Sequential machine theory / fast
|
653 |
|
|
|a Sequential machine theory / http://id.loc.gov/authorities/subjects/sh85120149
|
653 |
|
|
|a Verilog (Computer hardware description language) / fast
|
653 |
|
|
|a Électronique numérique
|
653 |
|
|
|a Verilog (Computer hardware description language) / http://id.loc.gov/authorities/subjects/sh90004761
|
700 |
1 |
|
|a Elliott, Ian D.
|
041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
989 |
|
|
|b OREILLY
|a O'Reilly
|
028 |
5 |
0 |
|a 10.1002/9780470987629
|
015 |
|
|
|a GBA804994
|
776 |
|
|
|z 9780470060704
|
776 |
|
|
|z 9780470987612
|
776 |
|
|
|z 9780470987629
|
776 |
|
|
|z 0470987618
|
776 |
|
|
|z 0470060700
|
776 |
|
|
|z 0470987626
|
856 |
4 |
0 |
|u https://learning.oreilly.com/library/view/~/9780470060704/?ar
|x Verlag
|3 Volltext
|
082 |
0 |
|
|a 004/.33
|
082 |
0 |
|
|a 621.381
|
520 |
|
|
|a As digital circuit elements decrease in physical size, resulting in increasingly complex systems, a basic logic model that can be used in the control and design of a range of semiconductor devices is vital. Finite State Machines (FSM) have numerous advantages; they can be applied to many areas (including motor control, and signal and serial data identification to name a few) and they use less logic than their alternatives, leading to the development of faster digital hardware systems. This clear and logical book presents a range of novel techniques for the rapid and reliable design of digita
|