Architecture of High Performance Computers : Volume I: Uniprocessors and Vector Processors

This second edition is presented as two volumes. Subtitled Uniprocessors and Vector Processors, Volume I is a revised and expanded version of the first edition; it deals mainly with the techniques used in uniprocessor architectures to attain high performance

Main Authors: Ibbett, Roland N., Topham, Nigel P. (Author)
Corporate Author: SpringerLink (Online service)
Format: eBook
Language:English
Published: London Macmillan Education UK 1989, 1989
Edition:1st ed. 1989
Series:Computer Science Series
Subjects:
Online Access:
Collection: Springer Book Archives -2004 - Collection details see MPG.ReNa
LEADER 01638nmm a2200325 u 4500
001 EB001122535
003 EBX01000000000000000849830
005 00000000000000.0
007 cr|||||||||||||||||||||
008 160203 ||| eng
020 |a 9781349197576 
100 1 |a Ibbett, Roland N. 
245 0 0 |a Architecture of High Performance Computers  |h Elektronische Ressource  |b Volume I: Uniprocessors and Vector Processors  |c by Roland N. Ibbett, Nigel P. Topham 
250 |a 1st ed. 1989 
260 |a London  |b Macmillan Education UK  |c 1989, 1989 
300 |a X, 200 p  |b online resource 
505 0 |a Preface -- Introduction -- Instructions and Addresses Storage Hierarchies -- Pipelines Instruction Buffers Parallel Function Units -- The Cray Series Vector Facilities in MU5 -- The CDC Series Performance of Vector Machines -- Bibliography -- Index 
653 |a Computer Systems Organization and Communication Networks 
653 |a Architecture, Computer 
653 |a Computer organization 
653 |a Computer System Implementation 
700 1 |a Topham, Nigel P.  |e [author] 
710 2 |a SpringerLink (Online service) 
041 0 7 |a eng  |2 ISO 639-2 
989 |b SBA  |a Springer Book Archives -2004 
490 0 |a Computer Science Series 
856 |u https://doi.org/10.1007/978-1-349-19757-6?nosfx=y  |x Verlag  |3 Volltext 
082 0 |a 004.6 
520 |a This second edition is presented as two volumes. Subtitled Uniprocessors and Vector Processors, Volume I is a revised and expanded version of the first edition; it deals mainly with the techniques used in uniprocessor architectures to attain high performance