Timing Channels in Cryptography A Micro-Architectural Perspective

This book deals with timing attacks on software implementations of encryption algorithms. It describes and analyzes various unintended covert timing channels that are formed when ciphers are executed in microprocessors. Modern superscalar microprocessors are considered, which are enabled with featur...

Full description

Bibliographic Details
Main Authors: Rebeiro, Chester, Mukhopadhyay, Debdeep (Author), Bhattacharya, Sarani (Author)
Format: eBook
Language:English
Published: Cham Springer International Publishing 2015, 2015
Edition:1st ed. 2015
Subjects:
Online Access:
Collection: Springer eBooks 2005- - Collection details see MPG.ReNa
LEADER 02770nmm a2200325 u 4500
001 EB000913570
003 EBX01000000000000000709466
005 00000000000000.0
007 cr|||||||||||||||||||||
008 150107 ||| eng
020 |a 9783319123707 
100 1 |a Rebeiro, Chester 
245 0 0 |a Timing Channels in Cryptography  |h Elektronische Ressource  |b A Micro-Architectural Perspective  |c by Chester Rebeiro, Debdeep Mukhopadhyay, Sarani Bhattacharya 
250 |a 1st ed. 2015 
260 |a Cham  |b Springer International Publishing  |c 2015, 2015 
300 |a XVII, 152 p. 75 illus., 14 illus. in color  |b online resource 
505 0 |a An Introduction to Timing Attacks -- Modern Cryptography -- Superscalar Processors, Cache Memories, and Branch Predictors -- Time-Driven Cache Attacks -- Advanced Time-Driven Cache Attacks on Block Ciphers -- A Formal Analysis of Time-Driven Cache Attacks -- Profiled Time-Driven Cache Attacks on Block Ciphers -- Access-Driven Cache Attacks on Block Ciphers -- Branch Prediction Attacks -- Countermeasures for Timing Attacks 
653 |a Data Structures and Information Theory 
653 |a Information theory 
653 |a Signal, Speech and Image Processing 
653 |a Data structures (Computer science) 
653 |a Signal processing 
700 1 |a Mukhopadhyay, Debdeep  |e [author] 
700 1 |a Bhattacharya, Sarani  |e [author] 
041 0 7 |a eng  |2 ISO 639-2 
989 |b Springer  |a Springer eBooks 2005- 
028 5 0 |a 10.1007/978-3-319-12370-7 
856 4 0 |u https://doi.org/10.1007/978-3-319-12370-7?nosfx=y  |x Verlag  |3 Volltext 
082 0 |a 621.382 
520 |a This book deals with timing attacks on software implementations of encryption algorithms. It describes and analyzes various unintended covert timing channels that are formed when ciphers are executed in microprocessors. Modern superscalar microprocessors are considered, which are enabled with features such as multi-threaded, pipelined, parallel, speculative, and out-of-order execution. Various timing attack algorithms are described and analyzed for  block ciphers as well as public-key ciphers. The interplay between the cipher implementation, system architecture, and the attack's success is analyzed. Further hardware and software countermeasures are discussed with the aim of illustrating methods to build systems that can protect against these attacks. Discusses various timing attack algorithms in detail allowing readers to reconstruct the attack. Provides several experimental results to support the theoretical analysis provided in the book. Analyzes information leakage from cache memories and branch prediction units in the processor. Examines information leakage models that would help quantify leakage in a covert timing channels