|
|
|
|
| LEADER |
03930nmm a2200361 u 4500 |
| 001 |
EB000658186 |
| 003 |
EBX01000000000000000511268 |
| 005 |
00000000000000.0 |
| 007 |
cr||||||||||||||||||||| |
| 008 |
140122 ||| eng |
| 020 |
|
|
|a 9783540479024
|
| 100 |
1 |
|
|a Grünbacher, Herbert
|e [editor]
|
| 245 |
0 |
0 |
|a Field-Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping
|h Elektronische Ressource
|b Second International Workshop on Field-Programmable Logic and Applications, Vienna, Austria, August 31 - September 2, 1992. Selected Papers
|c edited by Herbert Grünbacher, Reiner W. Hartenstein
|
| 250 |
|
|
|a 1st ed. 1993
|
| 260 |
|
|
|a Berlin, Heidelberg
|b Springer Berlin Heidelberg
|c 1993, 1993
|
| 300 |
|
|
|a IX, 223 p
|b online resource
|
| 505 |
0 |
|
|a Overview of complex array-based PLDs -- Technologies and utilization of Field Programmable Gate Arrays -- Some considerations on Field Programmable Gate Arrays and their impact on system design -- SRAM-based FPGAs ease system verification -- MONTAGE: An FPGA for synchronous and asynchronous circuits -- ORCA: A new architecture for high-performance FPGAs -- Patching method for lookup-table type FPGA's -- Automatic one-hot re-encoding for FPGAs -- Minimization of permuted Reed-Muller Trees for cellular logic programmable Gate arrays -- Self-organizing Kohonen maps for FPGA placement -- High level synthesis in an FPGA-based computer aided prototyping environment -- New application of FPGAs to programmable digital communication circuits -- FPGA based logic synthesis of squarers using VHDL -- Optimized fuzzy controller architecture for field programmable gate arrays -- A real-time kernel — Rapid prototyping with VHDL and FPGAs -- JAPROC — A 8 bit micro controller design and its test environment -- Chameleon: A workstation of a different colour -- A highly parallel FPGA-based machine and its formal verification -- FPGA based self-test with deterministic test patterns -- FPGA implementation of systolic sequence alignment -- Using FPGAs to prototype a self-timed computer -- Using FPGAs to implement a reconfigurable highly parallel computer -- Novel high performance machine paradigms and fast-turnaround ASIC design methods: A consequence of, and, a challenge to, field-programmable logic
|
| 653 |
|
|
|a Computer systems
|
| 653 |
|
|
|a Electronics and Microelectronics, Instrumentation
|
| 653 |
|
|
|a Computer System Implementation
|
| 653 |
|
|
|a Electronic circuits
|
| 653 |
|
|
|a Logic design
|
| 653 |
|
|
|a Logic Design
|
| 653 |
|
|
|a Electronics
|
| 653 |
|
|
|a Electronic Circuits and Systems
|
| 700 |
1 |
|
|a Hartenstein, Reiner W.
|e [editor]
|
| 041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
| 989 |
|
|
|b SBA
|a Springer Book Archives -2004
|
| 490 |
0 |
|
|a Lecture Notes in Computer Science
|
| 028 |
5 |
0 |
|a 10.1007/3-540-57091-8
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/3-540-57091-8?nosfx=y
|x Verlag
|3 Volltext
|
| 082 |
0 |
|
|a 004.2
|
| 520 |
|
|
|a This book contains papers first presented at the Second International Workshop on Field-Programmable Logic and Applications (FPL '92), held in Vienna, Austria, in August-September 1992. The growing importance of field-programmable devices, especially of field-programmable gate arrays, is demonstrated by the increased number of papers submitted in 1992. Of the 70 papers submitted, 23 were selected for this book. The first three papers were invited and discuss strategic issues and give surveys. Three papers deal with new FPGA architectures and five papers introduce methods and tools. The last twelve papers report applications focusing on rapid prototyping or new FPGA-based computer architectures. The invited papersare: "Overview of complex array-based PLDs" by G. Biehl; "Technologies and utilization of field programmable gate arrays" by J. Isoaho, A. Nummela, andH. Tenhunen; and "Some considerations on field-programmable gate arrays and their impact on system design" by A. Sangiovanni-Vincentelli
|