|
|
|
|
| LEADER |
12337nmm a2200541 u 4500 |
| 001 |
EB000657784 |
| 003 |
EBX01000000000000000510866 |
| 005 |
00000000000000.0 |
| 007 |
cr||||||||||||||||||||| |
| 008 |
140122 ||| eng |
| 020 |
|
|
|a 9783540473060
|
| 100 |
1 |
|
|a Bouge, Luc
|e [editor]
|
| 245 |
0 |
0 |
|a Parallel Processing: CONPAR 92 — VAPP V
|h Elektronische Ressource
|b Second Joint International Conference on Vector and Parallel Processing, Lyon, France, September 1–4, 1992 Proceedings
|c edited by Luc Bouge, Michel Cosnard, Yves Robert, Denis Trystram
|
| 250 |
|
|
|a 1st ed. 1992
|
| 260 |
|
|
|a Berlin, Heidelberg
|b Springer Berlin Heidelberg
|c 1992, 1992
|
| 300 |
|
|
|a XVII, 853 p
|b online resource
|
| 505 |
0 |
|
|a Computation of the eigenvalues of real symmetric matrices using a processor farm -- Numerical performance of an asynchronous Jacobi iteration -- Matrix inversion algorithm for linear array processor -- Massively parallel preconditioners for the sparse conjugate gradient method -- A block algorithm for orthogonalization in elliptic norms -- Asynchronous polycyclic architecture -- A comparison of two memory models for high performance computers -- A decoupled multicomputer architecture with optical full interconnection -- Very high speed vectorial processors using serial multiport memory as data memory -- Resource management on a packet-based parallel graph reduction machine -- A largecontext multithreaded architecture -- On the practical efficiency of Randomized Shared Memory -- KOAN: A Shared Virtual Memory for the iPSC/2 hypercube -- A scalable distributed shared memory -- Cost prediction for load-balancing: Application to algebraic computations --
|
| 505 |
0 |
|
|a On the simulation of pipelining of fully digit on-line floating-point adder networks on massively parallel computers -- A parallel expert system using a backward chaining strategy -- Optimal speedup conditions for a parallel back-propagation algorithm -- A time-bounded binding access with low task-switching cost in an OR-parallel prolog -- Threads and subinstruction level parallelism in a data flow architecture -- A hybrid dataflow architecture with multiple tokens -- Parallelism control scheme in a dataflow architecture -- A Petri-Net-based method to the design of parallel programs for a multiprocessor system -- A parallel structure for static iterative transformation algorithms -- The construction of numerical mathematical software for the AMT DAP by program transformation -- On using object oriented parallel programming to build distributed algebraic abstractions -- Implementation of the self-organizing feature map on parallel computers --
|
| 505 |
0 |
|
|a Load balancing in a neighbourhood-based multiprocessor -- A DAP-based implementation of a portable parallel image processing machine -- The design of a parallel algorithm to solve the word problem for free partially commutative groups -- A VLSI multigrid poisson solver amenable to biharmonic equation -- Monochrome image coding using hierarchical closed loop vector quantizer on a multiprocessing system -- Superscalar floating-point vector computation in scheme -- An efficient parallel algorithm for maximal matching -- Minimal, adaptive and deadlock-free routing for multiprocessors -- A theoretical study of reconfigurability for numerical algorithms on a reconfigurable network -- Multiprocessor simulation using object-oriented programming -- Real-number codes for fault-tolerant matrix inversion on processor arrays -- Automatic mapping of parallel programs onto processor networks -- Dynamic allocation on the transputer network --
|
| 505 |
0 |
|
|a Candela — A topology description language -- Parallelism in generation of sequences for Monte Carlo simulation -- Data parallel evaluation-interpolation algorithm for solving functional matrix equations -- Dynamic tree embeddings into de Bruijn graphs -- Memory access in shared virtual memory -- Parallel implementations of Jacobi's algorithm for the eigensolution of large matrices using array processors -- A parallel architecture for a VLSI-hardware-realization of a numerical stable variant of the Simplex-Method -- Generating physical channel access protocol data unitof CCSDS recommendation by use of the transputers and OCCAM -- Manifold: Concepts and implementation -- How to compile systems of recurrence equations into networks of communicating processes -- Parallel algorithms simulation applied to differential — Algebraic systems, and electrical network application -- Optimal performances and scheduling for parallel algorithms with equal cost tasks --
|
| 505 |
0 |
|
|a Tolerating faults in synchronization networks -- On incomplete hypercubes -- Reducing network hardware quantity by employing multi-processor cluster structure in distributed memory parallel processors -- Connection Machine results for pyramid embedding algorithms -- Interconnection networks based on block designs -- Partitioning and mapping communication graphs on a modular reconfigurable parallel architecture -- Generalized shuffle-exchange networks -- Execution replay: A mechanism for integrating a visualization tool with a symbolic debugger -- The software-monitor DELTA-T and its use for performance measurements of some farming variants on the multi-transputer system DAMP -- Visualization of message passing parallel programs -- Parallel physical optimization algorithms for data mapping -- Profiling on a massively parallel computer -- A multiprocessor multiwindow visualization subsystem -- Data race detection based on execution replay for parallel applications --
|
| 505 |
0 |
|
|a The C_NET programming environment: An overview -- P++, a C++ virtual shared grids based programming environment for architecture-independent development of structured grid applications -- Detection of concurrency-related errors in Joyce -- Analysis of an efficient distributed algorithm for mutual exclusion (average-case analysis of path reversal) -- Invariance properties in distributed systems -- Synchronization of parallel processes in distributed systems -- Statistical probabilistic clock synchronization algorithm -- A SIMD architecture for medical imaging -- Computing the inner product on reconfigurable buses with shift switching -- A novel sorting array processor -- The time-parallel solution of parabolic partial differential equations using the frequency-filtering method -- The combination technique for parallel sparse-grid-preconditioning or -solution of PDE's on workstation networks -- Comparing the DAP, meiko and suprenum with a fluid dynamic benchmark --
|
| 505 |
0 |
|
|a Parallel detection algorithm of radar signals -- Efficient linear systolic array for the knapsack problem -- On the loading, recovery and access of stationary data in systolic arrays -- Designing modular linear systolic arrays using dependence graph regular partitions -- Reducing symmetric banded matrices to tridiagonal form — A comparison of a new parallel algorithm with two serial algorithms on the iPSC/860 -- An implementation of the BLAS on the i860: A RISC approach to software for RISC devices -- Partitioning and mapping for parallel nested dissection on distributed memory architectures -- On the accuracy of solving triangular systems in parallel-III -- Linear algebra calculations on the BBN TC2000 -- Parallel homotopy algorithm for large sparse generalized eigenvalue problems: Application to hydrodynamic stability analysis -- Parallel algorithms for solving linear recurrence systems -- A new parallel factorization A = DD tBC for band symmetric positive definite matrices --
|
| 505 |
0 |
|
|a A multiscale parallel thinning algorithm -- Static scheduling of parallel programs for message passing architectures -- A polynomial time method for optimal software pipelining -- Scheduling loops on parallel processors: A simple algorithm with close to optimum performance -- Automatic parallelization of grid-based applications for the iPSC/860 -- Semantic analysis for parallelizing C -- A task scheduling algorithm for the parallel expression evaluation in a reconfigurable fully digit on-line network -- Unimodularity considered non-essential (extended abstract) -- PEPSIM-ST: A simulatortool for benchmarking -- Performance modeling of sparse matrix methods for distributed memory architectures -- ParSim: A tool for the analysis of parallel and distributed programs -- Estimating the effective performance of program parallelization on shared memory MIMD multiprocessors --
|
| 505 |
0 |
|
|a Envelopes in adaptive local queues for MIMD load balancing -- Dynamo — A portable tool for dynamic load balancing on distributed memory multicomputers -- Semantics and compilation of the data-parallel switch statement -- ?-Project/first step: To improve data manipulations and representations on parallel computers -- F-Code: A portable software platform for data-parallel languages -- A parallel best-first B & B with synchronization phases -- On tests of uniform tree circuits -- Improved parallel sorting of presorted sequences -- MIMD dictionary machines: From theory to practice -- Parallel searching for 3D-objects -- Parallel Gcd and lattice basis reduction -- Parallel minimum spanning forest algorithms on the star and pancake interconnection networks -- Parallel algorithms for the distance transformation -- A multiprocessor system for displaying quadric CSG models -- Efficient image computations on reconfigurable meshes (preliminary version) --
|
| 505 |
0 |
|
|a Block implementations of the symmetric QR and Jacobi algorithms -- An improved parallel algorithm for the solution of molecular dynamics problems on MIMD multiprocessors -- Computational models for image processing: Towards a concise parallel language -- Broadcasting in faulty Cube-Connected-Cycles with minimum recovery time -- Parallel robot motion planning in a dynamic environment -- A hypergraph-based interconnection network for large multicomputers -- Greedy permutation routingon Cayley graphs -- Experimenting upon the CG algorithm within the C_NET programming environment -- An algorithm of broadcasting in the mesh of trees -- Complexity estimation in the pips parallel programming environment -- A graphical Petri net based editor for a visualization of distributed and parallel systems -- Automatic parallelization of divide- and-conquer algorithms
|
| 653 |
|
|
|a Electronic digital computers / Evaluation
|
| 653 |
|
|
|a Operating Systems
|
| 653 |
|
|
|a Software engineering
|
| 653 |
|
|
|a Programming Techniques
|
| 653 |
|
|
|a System Performance and Evaluation
|
| 653 |
|
|
|a Computer programming
|
| 653 |
|
|
|a Operating systems (Computers)
|
| 653 |
|
|
|a Software Engineering
|
| 653 |
|
|
|a Algorithms
|
| 653 |
|
|
|a Processor Architectures
|
| 653 |
|
|
|a Microprocessors
|
| 653 |
|
|
|a Computer architecture
|
| 700 |
1 |
|
|a Cosnard, Michel
|e [editor]
|
| 700 |
1 |
|
|a Robert, Yves
|e [editor]
|
| 700 |
1 |
|
|a Trystram, Denis
|e [editor]
|
| 041 |
0 |
7 |
|a eng
|2 ISO 639-2
|
| 989 |
|
|
|b SBA
|a Springer Book Archives -2004
|
| 490 |
0 |
|
|a Lecture Notes in Computer Science
|
| 028 |
5 |
0 |
|a 10.1007/3-540-55895-0
|
| 856 |
4 |
0 |
|u https://doi.org/10.1007/3-540-55895-0?nosfx=y
|x Verlag
|3 Volltext
|
| 082 |
0 |
|
|a 004.22
|
| 520 |
|
|
|a This volume presents the proceedings of the joint meeting CONPAR 92 - VAPP V, held in Lyon, France, September 1992. The international Conferences on Parallel Processing (CONPAR) and the meetings on Vector and Parallel Processors in computational science (VAPP) have been held jointly since CONPAR 90 - VAPP IV, held in Zurich. The aim of the meeting presented in this volume is to review hardware and architecture developmentstogether with languages and software tools for supporting parallel processing and to highlight advances in models, algorithms, andapplications software on vector and parallel architectures. The papers in the volume are organized into sections on networks, software tools, distributed algorithms, dedicated architectures, numerical applications, systolic algorithms, parallel linear algebra, architectures, shared virtual memory, load balancing, data parallelism, parallel algorithms, image processing, compiling and scheduling, simulation and performance analysis, parallel artificialintelligence, dataflow architectures, parallel programming, and poster presentations
|