Cover Image
Read Now

High-Bandwidth Memory Interface

This book provides an overview of recent advances in memory interface design at both the architecture and circuit levels. Coverage includes signal integrity and testing, TSV interface, high-speed serial interface including equalization, ODT, pre-emphasis, wide I/O interface including crosstalk, skew...

Full description

Bibliographic Details
Main Authors: Kim, Chulwoo, Lee, Hyun-Woo (Author), Song, Junyoung (Author)
Format: eBook
Language:English
Published: Cham Springer International Publishing 2014, 2014
Edition:1st ed. 2014
Series:SpringerBriefs in Electrical and Computer Engineering
Subjects:
Electronics And Microelectronics, Instrumentation
Electronic Circuits
Electronics
Electronic Circuits And Systems
Online Access:
Collection: Springer eBooks 2005- - Collection details see MPG.ReNa
LEADER 02031nmm a2200325 u 4500
001 EB000421134
003 EBX01000000000000000274216
005 00000000000000.0
007 cr|||||||||||||||||||||
008 131104 ||| eng
020 |a 9783319023816 
100 1 |a Kim, Chulwoo 
245 0 0 |a High-Bandwidth Memory Interface  |h Elektronische Ressource  |c by Chulwoo Kim, Hyun-Woo Lee, Junyoung Song 
250 |a 1st ed. 2014 
260 |a Cham  |b Springer International Publishing  |c 2014, 2014 
300 |a VIII, 88 p. 91 illus., 41 illus. in color  |b online resource 
505 0 |a An introduction to high-speed DRAM -- An I/O Line Configuration and Organization of DRAM -- Clock generation and distribution -- Transceiver Design -- TSV Interface for DRAM. 
653 |a Electronics and Microelectronics, Instrumentation 
653 |a Electronic circuits 
653 |a Electronics 
653 |a Electronic Circuits and Systems 
700 1 |a Lee, Hyun-Woo  |e [author] 
700 1 |a Song, Junyoung  |e [author] 
041 0 7 |a eng  |2 ISO 639-2 
989 |b Springer  |a Springer eBooks 2005- 
490 0 |a SpringerBriefs in Electrical and Computer Engineering 
028 5 0 |a 10.1007/978-3-319-02381-6 
856 4 0 |u https://doi.org/10.1007/978-3-319-02381-6?nosfx=y  |x Verlag  |3 Volltext 
082 0 |a 621.3815 
520 |a This book provides an overview of recent advances in memory interface design at both the architecture and circuit levels. Coverage includes signal integrity and testing, TSV interface, high-speed serial interface including equalization, ODT, pre-emphasis, wide I/O interface including crosstalk, skew cancellation, and clock generation and distribution. Trends for further bandwidth enhancement are also covered.   • Enables readers with minimal background in memory design to understand the basics of high-bandwidth memory interface design; • Presents state-of-the-art techniques for memory interface design; • Covers memory interface design at both the circuit level and system architecture level 

Similar Items