Computer Engineering and Technology : 16th National Conference, NCCET 2012, Shanghai, China, August 17-19, 2012, Revised Selected Papers

This book constitutes the refereed proceedings of the 16th National Conference on Computer Engineering and Technology, NCCET 2012, held in Shanghai, China, in August 2012. The 27 papers presented were carefully reviewed and selected from 108 submissions. They are organized in topical sections named:...

Full description

Corporate Author: SpringerLink (Online service)
Other Authors: Xu, Weixia (Editor), Xiao, Liquan (Editor), Lu, Pingjing (Editor), Li, Jinwen (Editor)
Format: eBook
Language:English
Published: Berlin, Heidelberg Springer Berlin Heidelberg 2013, 2013
Edition:1st ed. 2013
Series:Communications in Computer and Information Science
Subjects:
Online Access:
Collection: Springer eBooks 2005- - Collection details see MPG.ReNa
LEADER 03961nmm a2200433 u 4500
001 EB000391011
003 EBX01000000000000000244064
005 00000000000000.0
007 cr|||||||||||||||||||||
008 130626 ||| eng
020 |a 9783642358982 
100 1 |a Xu, Weixia  |e [editor] 
245 0 0 |a Computer Engineering and Technology  |h Elektronische Ressource  |b 16th National Conference, NCCET 2012, Shanghai, China, August 17-19, 2012, Revised Selected Papers  |c edited by Weixia Xu, Liquan Xiao, Pingjing Lu, Jinwen Li, Chengyi Zhang 
250 |a 1st ed. 2013 
260 |a Berlin, Heidelberg  |b Springer Berlin Heidelberg  |c 2013, 2013 
300 |a XIV, 263 p. 164 illus  |b online resource 
505 0 |a I/O Interconnect -- DAMQ Sharing Scheme for Two Physical Channels in High Performance Router -- Design and Implementation of Dynamic Reliable Virtual Channel for Network-on-Chip -- HCCM: A Hierarchical Cross-Connected Mesh for Network on Chip -- Efficient Broadcast Scheme Based on Sub-network Partition for Many-Core CMPs on Gem5 Simulator -- A Quick Method for Mapping Cores Onto 2D-Mesh Based Networks on Chip -- Session 4: Measurement, Verification, and Others -- A Combined Hardware/Software Measurement for ARM Program Execution Time -- A Low-Complexity Parallel Two-Sided Jacobi Complex SVD Algorithm and Architecture for MIMO Beamforming Systems --  
505 0 |a A Thermal-Aware Task Mapping Algorithm for Coarse Grain Reconfigurable Computing System -- DC Offset Mismatch Calibration for Time-Interleaved ADCs in High-Speed OFDM Receivers -- An Novel Graph Model for Loop Mapping on Coarse-Grained Reconfigurable Architectures -- Memristor Working Condition Analysis Based on SPICE Model -- On Stepsize of Fast Subspace Tracking Methods 
505 0 |a Microprocessor and Implementation -- A Method of Balancing the Global Multi-mode Clock Network in Ultra-large Scale CPU -- Hardware Architecture for the Parallel Generation of Long-Period Random Numbers Using MT Method -- MGTE: A Multi-level Hybrid Verification Platform for a 16-Core Processer -- An Efficient Parallel SURF Algorithm for Multi-core Processor -- A Study of Cache Design in Stream Processor -- Design and Implementation of Dynamically Reconfigurable Token Coherence Protocol for Many-Core Processor -- Dynamic and Online Task Scheduling Algorithm Based on Virtual Compute Group in Many-Core Architecture -- ADL and High Performance Processor Design -- Session 2: Design of Integration Circuit -- The Design of the ROHC Header Compression Accelerator -- A Hardware Implementation of Nussinov RNA Folding Algorithm -- A Configurable Architecture for 1-D Discrete Wavelet Transform -- A Comparison of Folded Architectures for the Discrete Wavelet Transform --  
653 |a Memory Structures 
653 |a Processor Architectures 
653 |a Computer science 
653 |a Operating systems (Computers) 
653 |a Arithmetic and Logic Structures 
653 |a Logic design 
653 |a Performance and Reliability 
653 |a Logic Design 
653 |a Memory management (Computer scie 
700 1 |a Xiao, Liquan  |e [editor] 
700 1 |a Lu, Pingjing  |e [editor] 
700 1 |a Li, Jinwen  |e [editor] 
710 2 |a SpringerLink (Online service) 
041 0 7 |a eng  |2 ISO 639-2 
989 |b Springer  |a Springer eBooks 2005- 
490 0 |a Communications in Computer and Information Science 
856 |u https://doi.org/10.1007/978-3-642-35898-2?nosfx=y  |x Verlag  |3 Volltext 
082 0 |a 004.1 
520 |a This book constitutes the refereed proceedings of the 16th National Conference on Computer Engineering and Technology, NCCET 2012, held in Shanghai, China, in August 2012. The 27 papers presented were carefully reviewed and selected from 108 submissions. They are organized in topical sections named: microprocessor and implementation; design of integration circuit; I/O interconnect; and measurement, verification, and others