Transactions on High-Performance Embedded Architectures and Compilers IV

Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on...

Full description

Corporate Author: SpringerLink (Online service)
Other Authors: Stenström, Per (Editor)
Format: eBook
Language:English
Published: Berlin, Heidelberg Springer Berlin Heidelberg 2011, 2011
Edition:1st ed. 2011
Series:Transactions on High-Performance Embedded Architectures and Compilers
Subjects:
Online Access:
Collection: Springer eBooks 2005- - Collection details see MPG.ReNa
LEADER 03430nmm a2200385 u 4500
001 EB000387985
003 EBX01000000000000000241037
005 00000000000000.0
007 cr|||||||||||||||||||||
008 130626 ||| eng
020 |a 9783642245688 
100 1 |a Stenström, Per  |e [editor] 
245 0 0 |a Transactions on High-Performance Embedded Architectures and Compilers IV  |h Elektronische Ressource  |c edited by Per Stenström 
250 |a 1st ed. 2011 
260 |a Berlin, Heidelberg  |b Springer Berlin Heidelberg  |c 2011, 2011 
300 |a XV, 430 p. 222 illus  |b online resource 
505 0 |a Exemplified Using Graphics Processors -- Microvisor: A Runtime Architecture for Thermal Management in Chip Multiprocessors -- Special Section on High-Performance and Embedded Architectures and Compilers (HiPEAC) -- A Highly Scalable Parallel Implementation of H.264 -- Communication Based Proactive Link Power Management -- Finding Extreme Behaviors in Microprocessor Workloads -- Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture -- Special Section on Selected papers from the Workshop on Software and Hardware Challenges of Many-core Platforms -- Transaction Reordering to Reduce Aborts in Software Transactional Memory -- A Parallelizing Compiler Cooper 
653 |a Computer Communication Networks 
653 |a Processor Architectures 
653 |a Computer science 
653 |a Computer Communication Networks 
653 |a Arithmetic and Logic Structures 
653 |a Logic design 
653 |a Programming Languages, Compilers, Interpreters 
653 |a Data transmission systems 
653 |a Input/Output and Data Communications 
653 |a Logic Design 
710 2 |a SpringerLink (Online service) 
041 0 7 |a eng  |2 ISO 639-2 
989 |b Springer  |a Springer eBooks 2005- 
490 0 |a Transactions on High-Performance Embedded Architectures and Compilers 
856 |u https://doi.org/10.1007/978-3-642-24568-8?nosfx=y  |x Verlag  |3 Volltext 
082 0 |a 004 
520 |a Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. The scope of the journal therefore covers all aspects of computer architecture, code generation and compiler optimization methods of interest to researchers and practitioners designing future embedded systems. This 4th issue contains 21 papers carefully reviewed and selected out of numerous submissions and is divided in four sections. The first section contains five regular papers. The second section consists of the top four papers from the 4th International Conference on High-Performance Embedded Architectures and Compilers, HiPEAC 2009, held in Paphos, Cyprus, in January 2009. The third section contains a set of six papers providing a snap-shot from the Workshop on Software and Hardware Challenges of Manycore Platforms, SHCMP 2008 held in Beijing, China, in June 2008. The fourth section consists of six papers from the 8th IEEE International Symposium on Systems, Architectures, Modeling and Simulation, SAMOS VIII (2008) held in Samos, Greece, in July 2008